RACAL INSTRUMENTS 3352 VXI Rubidium

PUBLICATION NO. 980900

EADS North America Defense Test and Services, Inc. 4 Goodyear, Irvine, CA 92618 Tel: (800) 722-2528, (949) 859-8999; Fax: (949) 859-7139

> info@eads-nadefense.com sales@eads-nadefense.com helpdesk@eads-nadefense.com http://www.eads-nadefense.com



PUBLICATION DATE: April 18, 2007

Copyright 2004 by EADS North America Defense Test and Services, Inc. Printed in the United States of America. All rights reserved. This book or parts thereof may not be reproduced in any form without written permission of the publisher.

THANK YOU FOR PURCHASING THIS EADS NORTH AMERICA DEFENSE TEST AND SERVICES PRODUCT

For this product, or any other EADS North America Defense Test and Services, Inc. product that incorporates software drivers, you may access our web site to verify and/or download the latest driver versions. The web address for driver downloads is:

http://www.eads-nadefense.com/downloads

If you have any questions about software driver downloads or our privacy policy, please contact us at:

info@eads-nadefense.com

WARRANTY STATEMENT

All EADS North America Defense Test and Services, Inc. products are designed and manufactured to exacting standards and in full conformance to EADS ISO 9001:2000 processes.

For the specific terms of your standard warranty, or optional extended warranty or service agreement, contact your EADS North America Defense Test and Services, Inc. customer service advisor. Please have the following information available to facilitate service.

- 1. Product serial number
- 2. Product model number
- 3. Your company and contact information

You may contact your customer service advisor by:

| E-Mail: | Helpdesk@eads-nadefense.com | |
|------------|-----------------------------|-------|
| Telephone: | +1 800 722 3262 | (USA) |
| Fax: | +1 949 859 7309 | (USA) |

RETURN of PRODUCT

Authorization is required from EADS North America Defense Test and Services, Inc. before you send us your product for service or calibration. Call or contact the Customer Support Department at 1-800-722-3262 or 1-949-859-8999 or via fax at 1-949-859-7139. We can be reached at: <u>helpdesk@eads-nadefense.com</u>.

PROPRIETARY NOTICE

This document and the technical data herein disclosed, are proprietary to EADS North America Defense Test and Services, Inc., and shall not, without express written permission of EADS North America Defense Test and Services, Inc., be used, in whole or in part to solicit quotations from a competitive source or used for manufacture by anyone other than EADS North America Defense Test and Services, Inc. The information herein has been developed at private expense, and may only be used for operation and maintenance reference purposes or for purposes of engineering evaluation and incorporation into technical specifications and other documents which specify procurement of products from EADS North America Defense Test and Services, Inc.

DISCLAIMER

Buyer acknowledges and agrees that it is responsible for the operation of the goods purchased and should ensure that they are used properly and in accordance with this handbook and any other instructions provided by Seller. EADS North America Defense Test and Services, Inc. products are not specifically designed, manufactured or intended to be used as parts, assemblies or components in planning, construction, maintenance or operation of a nuclear facility, or in life support or safety critical applications in which the failure of the EADS North America Defense Test and Services, Inc. product could create a situation where personal injury or death could occur. Should Buyer purchase EADS North America Defense Test and Services, Inc., its officers, employees, subsidiaries, affiliates and distributors harmless against all claims arising out of a claim for personal injury or death associated with such unintended use.

FOR YOUR SAFETY

Before undertaking any troubleshooting, maintenance or exploratory procedure, read carefully the **WARNINGS** and **CAUTION** notices.



CAUTION RISK OF ELECTRICAL SHOCK DO NOT OPEN This equipment contains voltage hazardous to human life and safety, and is capable of inflicting personal injury.



If this instrument is to be powered from the AC line (mains) through an autotransformer, ensure the common connector is connected to the neutral (earth pole) of the power supply.



Before operating the unit, ensure the conductor (green wire) is connected to the ground (earth) conductor of the power outlet. Do not use a two-conductor extension cord or a three-prong/two-prong adapter. This will defeat the protective feature of the third conductor in the power cord.



Maintenance and calibration procedures sometimes call for operation of the unit with power applied and protective covers removed. Read the procedures and heed warnings to avoid "live" circuit points.

Before operating this instrument:

- 1. Ensure the proper fuse is in place for the power source to operate.
- 2. Ensure all other devices connected to or in proximity to this instrument are properly grounded or connected to the protective third-wire earth ground.

If the instrument:

- fails to operate satisfactorily
- shows visible damage
- has been stored under unfavorable conditions
- has sustained stress

Do not operate until, performance is checked by qualified personnel.

Racal Instruments

CE Declaration of Conformity

| We | |
|----|---|
| | Racal Instruments Inc. 4 Goodyear Street Irvine, CA 92618 |
| | declare under sole responsibility that the |
| | 3352-GPS VXI RUBIDIUM , P/N 407919, -001, -002 conforms to the following Product Specifications: |
| | EMC: EN61326:1998 +A1: 1998 +A2: 2001 |
| | FCC CFR 47, PART 18 SUBPART B CLASS A |
| | ICES-003 ISSUE 4: February 2004 CLASS A |
| | Supplementary Information: |
| | The above specifications are met when the product is installed in a Racal Instruments certified mainframe with faceplates installed over all unused slots, as applicable. |
| | The product herewith complies with the requirements of the Low Voltage Directive 73/23/EEC and the EMC Directive 89/336/EEC (modified by 93/68/EEC). |
| | Irvine, CA, April 13, 2005 VP of Engineering Karen Evensen |
| | |

This page was left intentionally blank.

Table of Contents

| Chapter 1 |
|--------------------------|
| INTRODUCTION |
| General Description1-7 |
| Product Configuration1-7 |
| VX405C1-7 |
| M2121-1 |
| M2131-1 |
| M17081-1 |
| M2101-1 |
| M17141-1 |
| MTBF1-2 |
| Programming1-2 |
| |
| |

| Chapter 2 | 2-1 |
|-----------------------------|-----|
| VX405 | 2-1 |
| General Description | 2-1 |
| Purpose of Equipment | 2-1 |
| Specifications of Equipment | 2-1 |
| Key Features | 2-1 |
| Electrical | 2-2 |
| Mechanical | 2-2 |
| Environmental | 2-2 |
| Bus Compliance | 2-3 |

| Applicable Documents | 2-3 |
|---------------------------------------|------|
| Installation | 2-3 |
| Unpacking and Inspection | 2-3 |
| Handling Precautions | 2-4 |
| Installation of M\MA Modules | 2-4 |
| Installation of VX405C Carrier (3352) | 2-5 |
| Preparation for Reshipment | 2-5 |
| Functional Description | 2-5 |
| General | 2-5 |
| Interfaces | 2-7 |
| I/O and Memory Addressing | 2-7 |
| Triggers | 2-8 |
| Interrupts | 2-8 |
| Hardware Configuration | 2-8 |
| Logical Address | 2-8 |
| Modulo Select | 2-8 |
| Address Space | 2-8 |
| M/MA Module Enable | 2-8 |
| Indicators | 2-10 |
| Connectors | 2-10 |
| Front Panel Connector | 2-10 |
| Rear Connectors | 2-10 |
| Configuration Registers | 2-11 |
| VXI Configuration Registers | 2-11 |
| VXI Identification (ID) Register | 2-11 |
| VXI Device Type Register | 2-11 |
| VXI Status/Control Register | 2-12 |

| VXI Offset Register | 2-12 |
|-------------------------------|------|
| Special Function Register | 2-14 |
| Interrupt Control Registers | 2-14 |
| Trigger Control Register | 2-14 |
| Operating Instructions | 2-16 |
| General | 2-16 |
| Hardware Configuration | 2-16 |
| Logical Address Selection | 2-16 |
| Address Space Selection | 2-19 |
| M/MA Module Enable | 2-19 |
| Software Configuration | 2-19 |
| Required Memory Setting | 2-19 |
| Triggers | 2-20 |
| Interrupts | 2-21 |
| M/MA Module Identification | 2-21 |
| Built in Test and Diagnostics | 2-22 |
| Trouble Analysis Guide | 2-22 |

| Chapter 3 | 3-1 |
|-------------------------------|-----|
| M213 | 3-1 |
| General Description | 3-1 |
| Purpose of Equipment | 3-1 |
| Specifications of Equipment | 3-1 |
| Module Key Features | 3-1 |
| Oncore M12+ Specific Features | 3-1 |
| Specifications | 3-2 |
| Mechanical | 3-4 |

| Bus Compliance | 3-4 |
|--|------|
| Applicable Documents | |
| Functional Description | 3-5 |
| Overview | |
| M-Module Interface | 3-5 |
| Control Logic | 3-5 |
| Microcontroller/ UART | 3-5 |
| Oncore M12+ Timing Receiver | 3-6 |
| Power Conversion and Distribution | 3-6 |
| Physical Layout | 3-6 |
| Input/Output Signals | 3-7 |
| PPS | |
| ANT | 3-7 |
| EXTPWR | 3-7 |
| PPSACT | 3-7 |
| GND | 3-7 |
| Identification and Configuration Registers | 3-8 |
| I/O Registers | 3-8 |
| M-Module Identification PROM | 3-9 |
| Operation | |
| Rubidium Oscillator Communication | 3-10 |
| Interrupts | |
| ID Prom | 3-10 |

| Chapter 4 | 4-1 |
|------------------------------|------|
| M212 | 4-1 |
| General Description | 4-1 |
| Purpose of Equipment | 4-2 |
| Specifications of Equipment | 4-2 |
| Key Features | 4-2 |
| Specifications | 4-3 |
| Mechanical | 4-5 |
| Bus Compliance | 4-5 |
| Applicable Documents | 4-5 |
| Installation | 4-5 |
| Unpacking and Inspection | 4-5 |
| Handling Precautions | 4-6 |
| Installation of M/MA Modules | 4-6 |
| Preparation for Reshipment | 4-6 |
| Functional Description | 4-7 |
| Overview | 4-7 |
| M-Module Interface | 4-7 |
| Control Logic | 4-7 |
| Microcontroller/ UART | 4-7 |
| Rubidium Oscillator | 4-8 |
| Physical Layout | 4-8 |
| Input/Output Signals | 4-10 |
| EXTPWR | |
| LOCK | |
| SERVICE | 4-10 |

| 1 PPSIN 4-10 |
|---|
| 1PPSOUT |
| SINEOUT |
| SQUOUT |
| Identification and Configuration Registers 4-11 |
| I/O Registers 4-11 |
| M-Module Identification PROM 4-13 |
| Operation |
| Programming |
| Writing Registers 4-14 |
| Rubidium Oscillator Communication 4-14 |
| Data Format 4-14 |
| Run Mode Data Format (Customer Mode) 4-14 |
| X72 1PPS Functions 4-18 |
| X72 1PPS Algorithm Operation 4-19 |
| Changing the "y" Coefficients 4-19 |
| The "y" Coefficients – Factory Default 4-20 |
| The "j" Command 4-20 |
| The "g" Command |
| Calibration |
| Floating Point Number Representation 4-22 |
| Interrupts 4-25 |
| ID PPROM |

| Chapter 5 | 5-1 |
|----------------------------|-----|
| M1708 | 5-1 |
| General Description | 5-1 |
| Interfacing to the M1708 | 5-2 |
| Accessing the Module | 5-2 |
| EEPROM Identification | 5-3 |
| Address Decoding | 5-4 |
| Connectors | 5-4 |
| Specifications | 5-4 |
| Electrical Specifications | 5-5 |
| Environment Specifications | 5-6 |
| Physical Specifications | 5-6 |

| Chapter 6 |
|--------------------------------|
| M2106-1 |
| General Description |
| Purpose of Equipment6-1 |
| Specifications of Equipment6-1 |
| Key Features6-1 |
| Specifications |
| Mechanical6-4 |
| Bus compliance |
| Applicable Documents |
| Functional Description6-5 |
| Overview6-5 |

| M-Module Interface | 6-6 |
|--|-----|
| Input Comparators | 6-6 |
| TTL Drivers | 6-6 |
| ECL Drivers | 6-6 |
| Trigger Input Comparator and Distribution | 3-7 |
| Hardware Configuration6 | 3-7 |
| INA IMP Switch | 3-8 |
| INB IMP Switch | 3-8 |
| TRG IMP Switch | 3-8 |
| INA SRC Switch | 3-8 |
| INB SRC Switch | 3-8 |
| INA LEVEL Switch | 5-8 |
| INB LEVEL Switch | 3-8 |
| TRG LEVEL Switch6 | 5-8 |
| ECL1 Switch6 | 3-8 |
| ECL2 Switch6 | 3-8 |
| OUT CFG Switch | 5-8 |
| INPUT/OUTPUT Signals6 | 3-9 |
| ECLOUT1 + and ECLOUT1+6 | 3-9 |
| ECLOUT2 - and ECLOUT26 | 3-9 |
| ECLOUT1G and ECLOUT2G6 | 3-9 |
| TRG6 | 3-9 |
| INB | ·10 |
| INA6- | ·10 |
| TTLOUT1-8 | ·10 |
| TRGOUT1 and TRGOUT26- | 10 |
| Identification and Configuration Registers | 11 |

| I/C |) Registers | 6-11 |
|------|------------------------------|------|
| Mc | odule Identification | 6-13 |
| Oper | ration | 6-15 |
| ĺ | Programming Threshold Levels | 6-15 |
| I | ID PROM | 6-16 |

| Chapter 7 |
|--------------------------------|
| M17147-1 |
| GENERAL DESCRIPTION7-1 |
| Specifications of Equipment7-1 |
| Key Features7-1 |
| Specifications7-1 |
| Mechanical7-2 |
| Bus Compliance7-2 |
| Applicable Documents7-3 |
| Ordering Information7-3 |
| Functional Description7-3 |
| Overview7-3 |
| M-Module Interface7-4 |
| Control Logic7-4 |
| Front Panel Connectors7-5 |
| J2007-6 |
| J2017-7 |
| J202 |
| J203 |
| Mating Connectors |
| Operating Mode |

| Register Definitions |
|---|
| M1714 ID Register (00h) |
| Revision ID Register (02h) |
| BIST Command Register (04h) 7-1. |
| Status Register (04h) |
| Direction Control for Octets 1-8 (0Ah) |
| Direction Control for Octets 9-16 (0Ch)7-14 |
| Master Write Strobe for Stimulus Data (0Eh) |
| Master Read Strobe for Response Data (0Eh) |
| Octet Stimulus / Response Data Register (10h – 2Eh) |

| Chapter 8 | 8-1 |
|-----------------|-----|
| Product Support | 8-1 |
| Product Support | 8-1 |
| Warranty | 8-1 |

| APPENDIX A: VX405 (P1 & P2) CONNECTORS | . A-1 |
|--|-------|
| APPENDIX B: M213 CONNECTORS | . B-1 |
| APPENDIX C: M212 CONNECTORS | .C-1 |
| APPENDIX D: M1708 CONNECTORS | . D-1 |
| APPENDIX E: M210 CONNECTORS | . E-1 |

List of Figures

| Figure 2-1, 3352 M/MA Configuration Diagram | 2-4 |
|--|------|
| Figure 2-2, VX405C Functional Block Diagram | 2-6 |
| Figure 2-3, Memory Organization | 2-7 |
| Figure 2-4, VX405C Hardware Configurable Controls | 2-9 |
| Figure 2-5, 3352 Front Panel | |
| Figure 2-6, VXI Configuration Registers | |
| Figure 2-7, Special Function Registers | |
| Figure 3-1, Functional Block Diagram | 3-5 |
| Figure 3-2, M213 Physical Layout | 3-6 |
| Figure 3-3, M213 Front Panel | 3-7 |
| Figure 3-4, M213 I/O Registers | 3-8 |
| Figure 3-5, ID PROM Access Routine | |
| Figure 4-1, M-MODULE Installation | 4-6 |
| Figure 4-2, M212 Functional Block Diagram | 4-7 |
| Figure 4-3, M212 Physical Layout | 4-8 |
| Figure 4-4, M/MA Interface Connector Configuration | 4-9 |
| Figure 4-5, M212 Front Panel | |
| Figure 4-6, M212 I/O Registers | |
| Figure 4-7, ID PROM Access Routine | 4-26 |
| Figure 5-1, M1708 Front panel | 5-1 |
| Figure 5-2, M1708 PWA component side | 5-2 |

| Figure 6-1, Functional Block Diagram | 6-5 |
|--|--|
| Figure 6-2, M210 Hardware Configuration Switches | 6-7 |
| Figure 6-3, M210 Front Panel | |
| Figure 6-4, M210 I/O Registers | |
| Figure 6-5, Potentiometer Serial Programming | 6-15 |
| Figure 6-6, ID PROM Access Routine | 6-17 |
| | |
| Figure 7-1, M1714 Block Diagram | 7-4 |
| Figure 7-2, M1714 Front Panel Connectors | 7-5 |
| Figure 7-3, Command Register Bit Assignment for the M1714 | |
| Figure 7-4, BIST Status Register Bit Assignment for the M1714 | |
| Figure 7-5, Direction Control for Octets 1-8 | |
| Figure 7-6, Direction Control for Octets 9-16 | |
| | |
| | |
| Figure A-1, P1 Pin Configuration | A-1 |
| Figure A-1, P1 Pin Configuration | |
| | |
| | A-2 |
| Figure A-2, P2 Pin Configuration | A-2 B-1 |
| Figure A-2, P2 Pin Configuration | A-2 B-1 |
| Figure A-2, P2 Pin Configuration | A-2 B-1 B-2 |
| Figure A-2, P2 Pin Configuration Figure B-1, M213 Front Panel I/O Signals Figure B-2, M213 M/MA Interface Connector Configuration | A-2 B-1 B-2 C-1 |
| Figure A-2, P2 Pin Configuration Figure B-1, M213 Front Panel I/O Signals Figure B-2, M213 M/MA Interface Connector Configuration Figure C-1, M212 Front Panel I/O Signals | A-2 B-1 B-2 C-1 |
| Figure A-2, P2 Pin Configuration Figure B-1, M213 Front Panel I/O Signals Figure B-2, M213 M/MA Interface Connector Configuration Figure C-1, M212 Front Panel I/O Signals | A-2 B-1 B-2 C-1 C-2 |
| Figure A-2, P2 Pin Configuration Figure B-1, M213 Front Panel I/O Signals Figure B-2, M213 M/MA Interface Connector Configuration Figure C-1, M212 Front Panel I/O Signals Figure C-2, M212 M/MA Interface Connector Configuration Figure D-1, M1708 Connectors | A-2 B-1 B-2 C-1 C-2 D-2 |
| Figure A-2, P2 Pin Configuration Figure B-1, M213 Front Panel I/O Signals Figure B-2, M213 M/MA Interface Connector Configuration Figure C-1, M212 Front Panel I/O Signals Figure C-2, M212 M/MA Interface Connector Configuration | A-2 B-1 B-2 C-1 C-2 D-2 |

List of Tables

| Table 2-1, VXI Register Address Map 2-11 |
|---|
| Table 2-2, M/MA Module EEPROM IDENT Words 2-22 |
| Table 3-1, I/O Address Map/Command Summary3-8 |
| Table 3-2, M-Module EEPROM IDENT Words |
| Table 4-1, I/O Address Map/Command Summary 4-11 |
| Table 4-2, M/MA Module EEPROM IDENT Words 4-13 |
| Table 4-3, 1PPS States Returned with the j Command 4-20 |
| Table 4-4, Floating Point Number Representation for DSIP 4-22 |
| Table 4-5, X72 Run Mode Commands 4-23 |
| Table 4-6, X72 Output Control Status Register Structure 4-24 |
| Table 6-1, I/O Address Map/Command Summary 6-11 |
| Table 6-2, M-Module PROM IDENT Words 6-14 |
| Table 7-1, M1714 Front Panel Pin-outs7-6 |
| Table 7-2, Mating Connectors |
| Table 7-3, M1714 Register Address Offset Assignments |
| Table 7-4, BIST Command Register Bit Definitions 7-12 |
| Table 7-5, BIST Status Register Bit Definitions |

This page was left intentionally blank.

Chapter 1 INTRODUCTION

| | 3352 Version | VX405C | M212 | M213 | M1708 | M210 | M1714 | |
|--|-----------------|------------------------|---|--|--|---|--|------------------|
| Product Configuration 1.) 407919 2.) 407919-001 3.) 407919-002 4.) 407919-003 | | | | | n (RTCASS ve | ersion) | | |
| | | different following | iated by the | amount of I rent versions of | M-module po | he versions are pulation. The ong with a table | е | |
| | | | integrate and trigg an integr M210 Tr The GPS | es a Rubidium ger distribution ration of sever igger Distribu | oscillator, a G into a single al standard pr tion board an on includes a | PS timing rec slot package. oducts as sho d GPS antenr Motorola Once | cks, the 3352 eiver, and clock The module is wn below. The na are optional ore Timing2000 | k s e I. |
| General Description | | | discipling provides GPS tim includes location. over time | ed 10MHz Ru s two 1V rms s ing receiver is automatic s An external p | bidium freque inewave and capable of tra- te survey for power input ke ne GPS setting | ency standard eight TTL leve acking up to 1 r accurate ar eps the Rubic gs in memory | provides a GPS d. The module el outputs. The 2 satellites and ntenna positior lium very stable from becoming ver. | e d n e |
| | | | | | | | | |

| Version | VX405C | M212 | M213 | M1708 | M210 | M1714 |
|------------|--------|------|------|-------|------|-------|
| 407919 | X | X | X | X | | |
| 407919-001 | Х | Х | | Х | | |
| 407919-002 | X _ | X | X | X | x | |
| 407919-003 | X | Х | | X | | X |

| | This manual covers all four versions of the 3352. For a version that does not have a particular M-module associated with it, skip the corresponding section in the manual. | | | | | |
|-------------|---|---|--|--|--|--|
| MTBF | The following is the MTBF calculations f that make up the 3352 followed by the version. The MTBF was obtained using t with calculations configured for MIL-HDB and Method 1 Case 3 for calculation met | e MTBF for each 3352 he Relex 7.1.2 software K-217 FN2 as the model | | | | |
| | 1.) VX405C Carrier 2.) M1708 3.) M210 4.) M212 | 62,622 hrs 150,000 hrs 199,508 hrs | | | | |
| | 4.) M213 a.) M213 board b.) M12 GPS receiver 5.) M212 | 264,879 hrs 1,600,1000 hrs | | | | |
| | a.) M212 board b.) Rubidium Module 6.) M1714 | 926,476 hrs 174,720 hrs 765,387 hrs | | | | |
| | The following is the calculated values for each of the 3352 variants: | | | | | |
| | 1.) 3352 w/ GPS training (407919)29,551 hrs2.) 3352 w/o GPS training (407919-001)33,967 hrs3.) 3352 w/ GPS training and PG dist(407919-002)25,740 hrs | | | | | |
| Programming | A VXI <i>plug&play</i> driver is available th functions to configure, operate and get s driver includes an interactive soft front part the user to interactively control the 3352 fr VXI host. Also included are 32-bit Window allow the user to call the VXI Plug and Pla programming environment including: (LabWindows/CVI, and LabView. The source code as well as help files to as programming the module. | status of the 3352. The nel application that allows rom any Windows based ws DLL and LIB files that by driver from almost any C, C++, Visual Basic, driver is provided with | | | | |
| | Various minimum system requirements must be met for use of the VXI <i>plug&play</i> driver. These minimum requirements are specified in the VXI Plug and Play specification document VPP-2. In general, the minimum hardware requirements for the Windows framework are: | | | | | |
| | Must be 100% IBM PC compatible | | | | | |
| | Must have an 80/86/33 MHz or d | reater CPU with floating | | | | |

 Must have an 80486/33 MHz or greater CPU with floating point

- Must have at least a 120-MB hard disk
- Must have a VGA or higher compatible monitor
- Must have at least 8-MB RAM (Racal Instruments recommends 16-MB)
- Must have a Windows compatible mouse
- Must have the capability to control a VXI system

In addition, the following are minimum software requirements must also be met:

- Microsoft Windows 95, 98, ME, NT, 2000, XP or higher
- VISA I/O Library Version 2.0 of higher (most recent version is recommended)
- Minimum VXI Resource Manager software needed to configure a VXI system

To install the VXI*plug&play* driver, run *Setup.exe* from the installation disks or from the downloaded files. Follow the instructions on the installation wizard to complete the installation. The recommended installation directory is the system VXIppp directory. The driver files will be installed on your system as follows:

| File | Directory | Description |
|--------------------|----------------------|---|
| ri3352_32.dll | VXIpnp\WinNT\bin | 32-bit Windows DLL |
| ri3352.lib | VXIpnp\WinNT\lib\bc | Borland compatible C library |
| ri3352.lib | VXIpnp\WinNT\lib\msc | Microsoft compatible C library |
| ri3352.h | VXIpnp\WinNT\include | ANSI C header file |
| ri3352.exe | VXIpnp\WinNT\ri3352 | Soft front panel Executable |
| ri3352.c | VXlpnp\WinNT\ri3352 | Driver source code |
| ri3352sfp.c | VXIpnp\WinNT\ri3352 | Soft front panel source code |
| ri3352.fp | VXIpnp\WinNT\ri3352 | LabWindows\CVI interactive function panels |
| ri3352.doc | VXIpnp\WinNT\ri3352 | Driver documentation |
| ri3352.hlp | VXIpnp\WinNT\ri3352 | Driver help file |
| ri3352sfp_help.hlp | VXIpnp\WinNT\ri3352 | Soft front panel help file |
| ri3352uir.uir | VXIpnp\WinNT\ri3352 | Soft front panel user interface file for LabWindows/CVI |
| ri3352uir.h | VXIpnp\WinNT\ri3352 | Header file for the soft front panel user interface |

For details on the specific driver functions or on operating the soft front panel application, refer to the installed help files. If low-level (i.e. register level) programming details are needed for any of the modules that make up the 3352 (M212, M213, M1708, M210, M1714), refer to documentation for the specific module, which is contained in separate chapters of this manual.

The 3352 requests four VXI logical addresses from the resource manager. Each logical address refers to one of the four modules that make up the integrated unit. When accessing the VXI Plug and Play driver, only the base address (position A of the VX405C) should be used.

NOTE: The M210 Trigger Distribution Module is configured with the input thresholds set to fixed factory default levels. No programming is required for this module and thus the software driver does not refer to it.

Chapter 2 VX405

| General Description | The VX405C is a single slot, register-based, C-size, VXIbus compatible carrier module that provides electrical and mechanical support for up to six single M or MA modules (M/MAs). Of these six M modules connections, four are used for a fully populated 3352. This is because the M210, M1714 and the M212 are double wide M modules and only one of the two connections is enabled. The connections that are enabled are A, C, D and E for a fully populated 3352. Each installed M/MA module appears as an independent VXI instrument to the VXI resource manager. Full VXI and MA-Module triggering and addressing is supported. |
|--------------------------------|---|
| Purpose of Equipment | This module provides a carrier function for the plug-in modules that make up the 3352 Rubidium system. |
| Specifications of Equipment | |
| Key Features | Supports up to six (6) ANSI/VITA 12-1996 compliant single wide M or MA-modules, or any valid combination of 2, 3, or 4 wide modules |
| | Supports extended M-Module functions (MA) such as extended 24-bit addressing for up to 16 Mbytes of memory, 32-bit data bus, and trigger signals for synchronization of MA-Modules |
| | VXI A16, A24 and A32 addressing supported |
| | D8, D16, and D32 accesses supported |
| | Individual Logical Addressing of M/MA-modules |
| | Isolated, filtered, and fused +5V, +12V, and -12V supplies for each M-module |
| | ±24V Auxiliary Power Connector (Rev. C or higher assemblies only) |
| | Separate Software Programmable Interrupt Levels |
| | MA-Module TRIGA and TRIGB can be connected to any VXI TTL Trigger Line through software control |

- M/MA Module data access time < 800ns
- Front panel EMI shielding
- Interactive Mezzanine Control software available

Electrical The VX405C only requires the +5V power from the VXI back plane; however, ±12V may be required by installed M-modules and ±24V may be required if the auxiliary power connection is used. The carrier's peak module current (I_{PM}) for the +5V supply is 1.2 amps. A total of 7.2A of +5V is available for the VXI backplane.

For electrical information on individual M/MA's, please reference each M/MA's documentation. The power requirements for each M/MA installed must be added to the VX405C's requirements for the total module's requirements.

| | -0001 | | -0002 |
|-------------------------|-----------|--------------|----------------------|
| | Power off | | Standard replaceable |
| | resetting | | fuses |
| | fuses | | |
| | Hold | Trip Current | |
| | Current | | |
| Total Max. Current +5V | 5A | 10A | 10A |
| Total Max. Current +12V | 2.5A | 5A | |
| Total Max. Current +12V | 2.5A | <u>5</u> A | |

| | +5V | +12V | -12V | +24V | -24V |
|-------------------------------|------|------|------|------|------|
| Total Available from VXI Slot | 7.2A | 1.0A | 1.0A | 1.0A | 1.0A |
| Used by VX405C internal logic | 1.2A | 0A | 0A | 0A | 0A |
| -0001 fused level | 5.0A | 2.5A | 2.5A | 1A | 1A |
| -0002 fused level | 5.0A | 2.5A | 2.5A | 1A | 1A |

| | +5V | +12V | -12V |
|--|-------|------|------|
| Allowed by specification per M-Module position | 1A | 0.2A | 0.2A |
| -0001 fused level per position | 1.25A | 0.3A | 0.3A |
| -0002 fused level per position | 2A | 1A | 1A |

Mechanical

The mechanical dimensions of the module are in conformance with the VXIbus specification Rev. 1.4 for single slot 'C' size modules. The nominal dimensions are 233.35 mm (9.187 in) high x 340 mm (13.386 in) deep.


Environmental The environmental specifications of the module are: Operating Temperature: 0°C to +55°C Storage Temperature: -40°C to +75°C Humidity: <95% without condensation</td> Installed M/MAs may differ in environmental specification. Refer to each individual M/MA's documentation for information.

| Bus Compliance | | the VXIbus Specification Revision 1.4 odules and with VMEbus Specification 7, IEC 821. | |
|---|---|--|--|
| | Manufacturer ID: | FC1 ₁₆ or VXI-IDENT value | |
| | Model Code: | FF2 ₁₆ or VXI-IDENT value | |
| | VXI Access Type: | Register Based | |
| | VXI Addressing: | A16/A24/A32 | |
| | VXI Data Transfer: | D8/D16/D32 | |
| | VXI Sysfail: VXI Interrupts: | supported ROAK or RORA, | |
| | VXI Interrupts. | programmable levels | |
| | VXI Local Bus: | not used | |
| | TTL Triggers: | SYNC trigger protocol supported | |
| | Memory Requirements: | M/MA dependent, up to 16Mbytes (VXI 32Mbytes) | |
| | M/MA-Module Compliance | D08, D16, D32, INTA, INTB, | |
| | | INTC, TRIGI, TRIGO, IDENT | |
| Applicable | ANSI/VITA 12-1996Amerio | can | |
| Applicable Documents | National Standard for The Mezzanine Concept M-Module Specification, Approved May 20, 1997 VMEbus International Trade Association 7825 E. Gelding Dr. Suite 104 Scottsdale, AZ 85260-3415 E-mail: info@vita.com URL: http:\www.vita.com | | |
| Installation | | | |
| Unpacking and Inspection | damage is apparent, ir | ule and inspect it for damage. If any form the carrier immediately. Retain king material for the carrier's inspection. | |
| CAUTION SENSITIVE ELECTRONIC DEVICES | correct 3352 module op EADS North America | the package you received contain the tion and the 3352 Users Manual. Notify Defense Test and Services, Inc. if the ed in any way. Do not attempt to install a VXI chassis. | |
| DO NOT SHIP OR STORE VEAR STROWE DECENSISTATIC ELECTROMAGNETIC, MAGNETIC OR RADIOACTIVE FIELDS | electrostatic damage to | hipped in an anti-static bag to prevent the module. Do not remove the module unless it is in a static-controlled area. | |

Handling Precautions The VX405C (3352) contains components that are sensitive to electrostatic discharge. When handling the module for any reason, do so at a static-controlled workstation, whenever possible. At a minimum, avoid work areas that are potential static sources, such as carpeted areas. Avoid unnecessary contact with the components on the module.

Installation of M\MA Modules M/MA modules must be installed before the VX405C (3352) is installed into the VXI system. To install modules, remove the VX405C's top shield and front panel covers as needed. *There is never a need to remove the VX405C's bottom shield*. Install M/MAs by firmly pressing the connector on the M/MA together with the connector on the carrier. Secure the M/MA through the holes in the bottom shield using screws provided with the M/MA. For installing M/MA modules in locations E or F, longer screws are provided (if necessary) to accommodate the standoffs required on the VX405C in those locations.

WARNING: The VX405C supports MA-Modules that use three row interface connectors. M-Modules use only two rows connectors and must be correctly positioned to use rows A and B on the carrier. When using M-Modules, row C on the VX405C is left unconnected.





Installation of VX405C Carrier (3352) Preparation for Reshipment Set the module's logical address and addressing mode as described in Chapter 2 sections Logical Address Selection and Address Space Selection. Insert the module into the appropriate slot according to the desired priority. Apply power. If no obvious problems exist, proceed to communicate with the module as outlined in Chapter 2 section Operating Instructions. Use the original packing material when returning the switching module to EADS North America Defense Test and Services, Inc. for servicing. The original shipping carton and the instrument's plastic foam will provide the necessary support for

safe reshipment.

2. If the original packing material is unavailable, wrap the switching module in an ESD Shielding bag and use plastic spray foam to surround and protect the instrument. Reship in either the original or a new shipping carton.

Functional Description

General

The VX405C carrier provides a mechanical and electrical interface between a VXIbus system and up to six ANSI/VITA 12-1996 standard M/MA modules. The carrier provides VXI register configuration and access to the M/MA module's I/O Space and Memory (if present). Each M/MA is controlled separately and appears as a different logical address in the VXI environment. A simplified block diagram of the module is shown in **Figure 2-2**. The VX405C has no logical address or programmable registers associated with it, thus allowing the carrier to be completely transparent in the VXI system.




Figure 2-2, VX405C Functional Block Diagram

Interfaces The six M/MA locations interface electrically and mechanically with industry standard M/MA modules meeting the ANSI/VITA 12-1996 M-Module Specification (approved May 20, 1997). Each M/MA has its own I/O connector and is accessible through the front panel of the VX405C via the connector or a user provided cable.

I/O and Memory Addressing

The VX405C supports D8 (Even/Odd), D16, and D32 data access as well as A16, A24, and A32 addressing. The VXI registers of the M/MAs are accessible in the A16 address space. The VXI Offset Register is used to map the M/MA I/O Space and MA Memory (if applicable) into the A24 or A32 addressing space. For MA's that support memory, the memory begins at the mid-point of the total memory required as shown in **Figure 2-3**.




Figure 2-3, Memory Organization

| Triggers | Each M/MA is allowed two trigger lines, TRIGA and TRIGB. Triggers may be input or output. The VX405C Carrier provides software programmable connection to any VXI TTL Trigger line (SYNC Protocol). Each M/MA trigger can be enabled, logically inverted, configured as input or output, and mapped to any of the eight VXI TTL Trigger lines. | | | | | | |
|---------------------------|---|--|---|--|---|--|--|
| Interrupts | Each M/MA can support of ANSI/VITA 12-1996 Sp programmed to an indi- separately during interru- priority for each interrupt with M/MA slot A's interru- slot F's Interrupt being the to Chapter 2 section Inter | ecifica vidual pt ack progra upt beir e lowes | tion. interru nowlec mmed ng the st priori | Each pt leve lge cyo to the highest ty. For | interr el and cles. same t priori | upt ca is ha A har level, t ty and | an be andled dware begins M/MA |
| Hardware Configuration | The logical address, addre M/MA-module locations n carrier into the chassis. switches described below | nust be The | config configu | ured p iration | rior to is dor | installi 1e usir | ng the |
| Logical Address | Each M/MA location has position address switch. the address for position A or modulo-8 order, depen Chapter 2 section Logical | The sel . The o ding or | ected lo ther po n the N | ogical a ositions lodulo \$ | addres follow Select | s estat in seq switch | olishes uential n. See |
| <u>Modulo Select</u> | This switch allows the (sequential or modulo-8) of M/MA location on the VX4 of the logical address swit section Logical Address S | of the lo 05C. T ch. Foi | gical ao ⁻ he swi r furthe | ddresse tch is lo | es assi ocated | gned to at pos | o each sition 7 |
| Address Space | This switch selects either located at position 8 of addressing the switch sho | the log | gical a | ddress | switc | h. Fo | or A24 |
| <u>M/MA Module Enable</u> | Six switches are provided Each switch correspond enabled before the carrie following is the switch sett | s to a er will re | n M/M ecogni: | A loca ze an N | tion a //MA _I | nd mu presen | ust be It. The |
| | SW2-1 thru 6 FOR P/N: 407919 FOR P/N: 407919-001 FOR P/N: 407919-002 | A DIS DIS EN | B DIS DIS DIS | C EN DIS EN | D EN EN EN | E EN EN EN | F DIS DIS DIS |




Figure 2-4, VX405C Hardware Configurable Controls

| Indicators | Eight LED indiation functions are: | cators are provided on the fror | nt panel. Their |
|--------------------------|---|--|--|
| | FAIL: | This front panel LED indicates (SYSFAIL) status. The LED ill reset, initialization, or if there is VX405C Carrier itself. | uminates during |
| | ID: | This front panel LED illuminate host processor applies the MOI slot the module is occupying. | |
| | A, B, C, D, E, F | These front panel LEDs illumination that M/MA is properly access processor. | |
| Connectors | | | ○ · · · · · · · · · · · · · · · · · · · |
| Front Panel Connector | directly from t selves, therefor dependent. Fro provided to c openings on a locations. The used to contro | l connectors come the M/MAs them- re they are M/MA nt panel covers are close front panel any unused M/MA covers should be l airflow and EMI there is no M/MA d. | |
| Rear Connectors | configured in a | 2 connectors are ccordance with the n. (See Figure 2-5) | |
| | | | |
| | | Eiguro 2.5.225 | M/MA CARRIER |
| | | Figure 2-5, 335 | |

Front Panel

Configuration Registers

There are a variety of registers used to configure and control the VX405C module. The VXI configuration registers provide for control and status as required by the VXIbus specification. An address map of the registers is shown in **Table 2-1**.

Table 2-1, VXI Register Address Map

| A16 Address | Register Description |
|-------------------|----------------------------|
| Base + 00 | VXI ID |
| Base + 02 | VXI Device Type |
| Base + 04 | VXI Status/Control |
| Base + 06 | VXI Offset Register |
| Base + 08 (or 20) | Interrupt Control Register |
| Base + 0A (or 22) | Trigger Control Register |

| VXI Configuration Registers | The VXI configuration registers contain basic information needed to configure a VXIbus system. The configuration information includes: manufacturer identification, product model code, device type, memory requirements, device status, and device control. The registers are briefly described below and are detailed in Figure 2-6 . |
|--|--|
| VXI Identification (ID) <u>Register</u> | (Base + 00 ₁₆) This read-only register provides the manufacturer identification, device classification (i.e., register based), and the addressing mode (i.e. A32). |
| VXI Device Type Register | (Base + 02 ₁₆) This read/write register provides the model code (see note) identifier and allows the user to set the M/MA's required memory. |

NOTE: The manufacturer and model code identification depends on the installed M/MA-Module's support of the VXI extension to the optional M-Module IDENT function. For modules that support the VXI IDENT extension (non-standard), the manufacturer and model code of the M/MA-Module is reported and the required memory is automatically set according to the M/MA-Module requirements. For all other modules, C & H Technologies (FC1₁₆) is reported as the manufacturer and the VX405C (FF2₁₆) as the model code. Additionally, the user may have to set the required memory. Refer to M/MA Module Identification for details on the VXI INDENT Extension

| <u>VXI Status/Control</u> <u>Register</u> | (Base + 04 ₁₆) A read of this register provides the state of the P2 MODID* line and the SYSFAIL inhibit, ready and self-test status. A write to this register allows disabling of the SYSFAIL function and individual reset of the associated M/MA module. |
|--|--|
| <u>VXI Offset Register</u> | (Base + 06 ₁₆) This read/write register controls the offset value for addressing the M/MA I/O space and memory. The VXI system resource manager or control module sets this value according to the memory requirements specified for this module and the memory requirements of the other instruments in the system. |

| 00 | | | | | | | | VX | ID | | | | | | | |
|--------------|----|-------------|----------|----|----|----|---|----|----|--------|--------|----|---|---|---|---|
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Read Only | | /ice ass | e Addres | | | | | | Ma | anufac | cturer | ID | | | | |

Device Class⇒ Device Class (11 = Register Based)Address Space⇒ Address Space (00 = A16/A24, 01 = A16/A32, 10 = reserved, 11 = A16 Only)Manuf. ID⇒ Manufacturer Identification (see text for details)

| 02 | | | | | | | VXI | Dev | ice T | уре | | | | | | |
|-------|-----|--------|------|------|----|----|-----|-----|-------|-------|------|--------|---|---|---|---|
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 _ | 4 | 3 | 2 | 1 | 0 |
| Write | Red | quired | Merr | iory | | | | | | | | | | | | |
| Read | Red | quired | Mem | iory | | | | | | Model | Code |)) | | | | |

Model Code \Rightarrow Model code (see text for details)

Required Memory ⇒ Required memory (value depends on memory required by M/MA module and VXI address space setting, see table below)

| <u>Mem Rq'd by</u> <u>M/MA</u> | A32 Address Space | A24 Address Space |
|---|---|--|
| 0 bytes 128 bytes 256 bytes 512 bytes 1K 2K 4K 8K 16K 32K 64K 128K 256K 512K 1M 2M | F (64K) F (64K) F (64K) F (64K) F (64K) F (64K) F (64K) F (64K) F (64K) E (128K) D (256K) C (512K) B (1M) A (2M) 9 (4M) | E (512 bytes) E (512 bytes) E (512 bytes) D (1K) C (2K) B (4K) A (8K) 9 (16K) 8 (32K) 7 (64K) 6 (128K) 5 (256K) 4 (512K) 3 (1M) 2 (2M) 1 (4M) |
| 4M 8M 16M | 8 (8M) 7 (16M) 6 (32M) | 0 (8M) - - |

Figure 2-6, VXI Configuration Registers

| MID ⇔Modul CSE ⇔Check Reset RDY ⇔Ready Pass ⇔Pass/f: SI ⇔Sysfai | | ite AAA 1 1 ad AAA MID CS 1 1 E | | 8 7 1 1 1 1 | 6 1 1 | 5 1 1 | 4 3 1 - 1 RD | 2 - Y Pas | 1 SI | 0 RST | | | | | | | | |
|--|---|---------------------------------------|------------|-------------------|-------------|-------------|--------------------|-----------------|---------|----------|--|--|--|--|--|--|--|--|
| Read AAA MID CS 1 AAA ⇔A24/A MID ⇔Modul CSE ⇔Check Reset RDY ⇔Ready Pass ⇔Pass/f SI ⇔Sysfai | 1 1 32 Access | ad AAA MID CS 1 1 E | 1 1 1 1 | 1 1 1 1 | · · | | · | r Pas | | RST | | | | | | | | |
| AAA ⇔A24/A MID ⇔Modul CSE ⇔Check Reset RDY ⇔Ready Pass ⇔Pass/f SI ⇔Sysfai | | E | 1 1 | 1 1 | 1 | 1 | 1 RD | Y Pas | | | | | | | | | | |
| AAA ⇔A24/A MID ⇔Modul CSE ⇔Check RESet RDY ⇔Ready Pass ⇔Pass/f SI ⇔Sysfai | | | | | | | | | | | | | | | | | | |
| MID ⇔Modul CSE ⇔Check Reset RDY ⇔Ready Pass ⇔Pass/f: SI ⇔Sysfai | | ΔΔΔ ⇒Δ24/Δ32 Δ | <u> </u> | | | | | | | | | | | | | | | |
| | MID ⇔Module ID Status (0 = P2 MODID* line is selected) CSE ⇔Check Sum Error. (0 = error reading non-volatile memory during power-up. Reset on read, 1 = OK) RDY ⇔Ready (1 = ready) Pass ⇔Pass/fail indicator (0 = executing or failed, 1 = passed) | | | | | | | | | | | | | | | | | |

| | | | | | | ١ | | Offse | t Reg | giste | r | | | | | |
|-------|--------------|----|----|----|----|----|---|--------|-------|-------|---|---|---|---|---|---|
| 06 | | | | | | | | | - | - | | | | | | |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Write | Offset Value | | | | | | | | | | | | | | | |
| Read | | | | | | | (| Offset | Value | 3 | | | | | | |

Offset Value⇔Offset to M/MA's I/O Space and Memory (if applicable)

Figure 2-6, VXI Configuration Registers (continued)

Special Function Register

| Interrupt Control Registers | (base + 08_{16} or base + 20_{16}) This read/write register sets the interrupt level, and provides the upper byte of vector for M/MA interrupt types INTA and INTB. |
|---------------------------------|---|
| <u>Trigger Control Register</u> | (base + $0A_{16}$ or base + 22_{16}) This read/write register selects a VXI TTL Trigger line for the TRIGA and TRIGB functions, and sets them as input or output using the VXI TTLTRG Synchronous (SYNC) Trigger Protocol. |

| 08 | Interrupt | | | | | | | t Cor | ntrol | Regi | ster | | | | | |
|-------|------------------|----|----|----|----|----|---|-------|-------|------|------|-----|--------|-------|-------|-------|
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 _ | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Write | Interrupt Vector | | | | | | | | - | - | - | IT | IVE | Inter | upt | Level |
| Read | Interrupt Vector | | | | | | _ | - | - | - | TI | IVE | Interi | upt | Level | |

Default = 0.

- IT⇔ Interrupt Type (0 = follows interrupt type used by installed M-Module, 1 = ROAK regardless of M-Module interrupt type)
- - IVE⇒Interrupt vector enable (0 = returns the M-module vector (if supported by the M-Module), 1 = returns the interrupt vector programmed in this register). Default = 1.

| 0A | | | | | | Trig | ger (| Con | trol F | Regis | ter | | | | | |
|-------|-----|------|------|----|----|--------|-------|-----|--------|-------|------|---|---|------|-------|-------|
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Write | BEN | BDIR | BINV | - | - | Trig B | TTL | Sel | AEN | ADIR | AINV | 1 | 1 | Trig | A TTL | Sel |
| Read | BEN | BDIR | BINV | - | - | Trig B | TTL | Sel | AEN | ADIR | AINV | - | - | Trig | A TTL | . Sel |

- AEN \Rightarrow Trigger enable for Trig A (1 = enable, 0= disable). Default = disable.
- ADIR ⇔ Trigger direction for Trig A (0 = input (VXI to M-Module), 1 = output (M-Module to VXI)). Default = input.
- AINV ⇔ Trig A invert bit. (1 = invert logical level of input or output trigger A). Default = 0, non-inverting.

- BEN \Rightarrow Trigger enable for Trig B (1 = enable, 0= disable). Default = disable.
 - BDIR ⇒ Trigger direction for Trig B (0 = input (VXI to M-Module), 1 = output (M-Module to VXI)). Default = input.
 - BINV ⇔ Trig B invert bit. (1 = invert logical level of input or output trigger B). Default = 0, non-inverting.
- Trig B TTL SeI ⇔ Trigger B Mapping to VXI TTL Trigger lines 0 -7. Default = 0.

Figure 2-7, Special Function Registers

Operating Instructions

General

The VX405C (3352) is configured through a series of hardware switches and software controlled registers as below. The switches enable the M/MA slots and configure the logical addresses of the M/MAs. The VX405C has software controlled registers for each module. These registers provide configuration of interrupts, triggers, A24/A32 addressing, and required memory. All other M/MA controls are dependent on a specific M/MA and reside on that module (in I/O and memory space).


Hardware Configuration

CAUTION: All hardware configurations must be done only while the power to the module is OFF.

| Logical Address Selection | The logical address is set for each M/MA module by selecting the starting logical address and the desired sequencing (sequential or multiple of 8) of addressing using the toggle switches provided on the carrier. With sequential logical addressing (Modulo Select switch in the Up position), the starting logical address can be selected as any multiple of 8 (i.e., 8, 16,, or 248). The M/MA in location A is assigned the starting logical address and the remaining locations (enabled or disabled) are assigned logical addresses in sequential order (i.e., 8, 9, 10, etc.). With Modulo-8 logical addressing (Modulo Select switch in the Down position), the starting logical address can be selected as any multiple of 64 (i.e., 64, 128, or 192). The M/MA in location A is assigned the remaining locations (enabled or disabled) are assigned the starting logical address and the remaining locations (enable or disabled) are assigned the starting logical address can be selected as any multiple of 64 (i.e., 64, 128, or 192). The M/MA in location A is assigned the starting logical address and the remaining locations (enable or disabled) are assigned logical addresses in multiples of eight (i.e., 64, 72, 80, etc.). A disabled M/MA location is still counted when determining the logical address of the enabled locations; however, the disabled location will not respond when queried by the resource manager and the logical address can be used elsewhere |
|------------------------------|---|
| | resource manager and the logical address can be used elsewhere in the system. |

Care should be taken to ensure that none of the modules have the same logical address as another module in the VXI system. Position 1 on the switch is the most significant bit and has a weighted value of 128 when the switch is in the OPEN position. Position 5 on the switch is the least significant bit and has a weighted value of 8 when the switch is in the OPEN position. It is important to note that if the modulo select switch is set to '8' (the DOWN position), only logical address switch settings of 64, 128, 192 are valid. The sum of the weighted values of all the switches in the OPEN position, along with the values in the table below, give the M/MAs' logical address.


Example of sequential addressing:



With the above switch settings, the starting logical address is 64 + 16 = 80 and the logical addresses would be assigned as follows:

| M/MA Location | Location Enabled | Assigned Logical Address |
|------------------|---------------------|--------------------------------|
| A | Yes | 80 |
| В | Yes | 81 |
| С | Yes | 82 |
| D | No | unassigned |
| E | No | unassigned |
| F | Yes | 85 |

Example of Modulo-8 addressing:



With the above switch settings, the starting logical address is 64 and the logical addresses would be assigned as follows:

| M/MA Location | Location Enabled | Assigned Logical Address |
|------------------|---------------------|--------------------------------|
| A | Yes | 64 |
| В | Yes | 72 |
| С | Yes | 80 |
| D | No | unassigned |
| E | No | unassigned |
| F | Yes | 104 |

| Address Space Selection | A single switch is provided that selects either VXI A16/A24 or A16/A32 addressing for the entire carrier. This switch is located in position 8 of the logical address switch. The UP (OPEN) position of this switch corresponds to A16/A24 and the DOWN position to A16/A32. |
|----------------------------|--|
| M/MA Module Enable | Six switches are provided to enable the individual M/MA locations. Each switch represents an M/MA location and must be enabled before the carrier will recognize a module as present. These switches are positions 1 - 6 of the M/MA switch and correspond to M/MA locations A - F respectively. With the switch in the UP (OPEN) position, the M/MA in that location is disabled. Conversely, with the switch is in the DOWN position, the M/MA in that location is enabled. <i>Switch positions 7 & 8 are reserved for</i> <i>test purposes and must be in the DOWN position for normal</i> <i>operation.</i> |
| Software Configuration | |

Required Memory Setting

The amount of memory space allocated for a module by the system resource manager or control module is specified in the Required Memory field of the VXI Device Type register (0x04). The default Required Memory setting is the minimum amount allowed by the VXI address space selected. A24 addressing allows a minimum of 512 bytes and A32 addressing allows a minimum of 64Kbytes.

NOTE: In order to access the M/MA-Module IO Space and memory, the AAA bit in the VXI Status/Control register (0x04) must be set high. This is usually done by the resource manager after allocating memory.

For M-Modules that have only IO Space (256 bytes), the default Required Memory setting is sufficient and no changes to this field are required. For MA-Modules that have on-board memory, the Required Memory field must be changed to cause the resource manager to allocate enough memory space for the IO Space and memory contained on the MA-Module. Since the VX405C maps a MA-Module's IO Space into the lowers 256 bytes of the allocated memory space and the MA-Module's memory into the upper half of the allocated memory space, the VXI Required Memory must be set to twice the MA-Modules required memory.

For example, if an MA-Module has 512Kbytes of on-board memory, then 1Mbyte of VXI memory space must be allocated. The modules 256 bytes of IO Space is mapped starting at the *Offset* + 0x000000 (A24) and the 512Kbytes of memory begins at the *Offset* + 0x080000 (A24). Proper settings are given in the table provided under the VXI Device Type register description in **Figure 2-6**.

To change the Require Memory field, simply write the new value to VXI Device Type register. The Model Code bits are ignored. The new setting is stored in non-volatile memory and will remain the set value until it is changed again. When the required memory bits are written, the VX405C must be **powered off** and a resource manager re-ran before the change will take effect. Due to the required memory setting being stored in non-volatile memory, a short amount of time is required before the VXI Device Type Register can be accessed again after a write. During this time, the VXI Ready Bit is cleared in the VXI Status/Control Register (0x04), and then set back to '1' when access to the VXI Device Type Register is permitted.

NOTE: If the installed M/MA-Module supports the VXI IDENT extension (non-standard) to the optional M-Module IDENT function, the required memory is automatically set according to the M/MA-Module requirements. Refer to M/MA Module Identification for details on the VXI IDENT Extension.

Triggers

If the TRIGI or TRIGO functions are supported by an M/MA, any of the eight VXI TTL Trigger lines can be connected as either an input or output to TRIGA or TRIGB of the M/MA. A software programmable register (0x0A or 0x22) is provided for each M/MA to connect TRIGA and TRIGB individually to a VXI TTL Trigger line. Both TRIGA and TRIGB can be individually enabled and set as input or output as described in **Figure 2-7**. An inversion bit is also provided to allow the user to configure the trigger for a rising or falling edge. All M/MAs on the carrier can be connected to the same VXI TTL Trigger line to synchronize the M/MAs.

| Interrupts | The ANSI/VITA 12-1996 M-Module Specification specifies that an M/MA module may generate an interrupt. The VXI interrupt level is programmed by writing the desired level into the Interrupt Level field of the Interrupt Control Register (0x08 or 0x20). Writing a zero to the Interrupt Level field disables the interrupt for that M/MA. |
|-------------------------------|---|
| | M/MA modules can support Type A, B, or C interrupts. A Type A interrupter requires software to access the module to release the interrupt request, sometimes referred to as release on register access (RORA). A Type B interrupter releases the interrupt request during the hardware interrupt acknowledge cycle sometimes referred to as release on acknowledge (ROAK). A Type C interrupter is the same as a Type B interrupter, except the M/MA module also supplies an interrupt vector during the interrupt acknowledge cycle. |
| | Type A and B interrupters must use the software programmable Interrupt Vector field of the Interrupt Control Register (0x08) for the upper byte of the VXI interrupt vector (VXI Status/ID) during the interrupt acknowledge cycle. To enable this action, set the IVE bit to 0 in the Interrupt Control Register. The lower byte of the interrupt vector is the logical address of the M/MA module. Type C interrupters provide their own upper byte of the interrupt vector during the interrupt acknowledge cycle. |
| | The VXI specification recommends that VXI modules use the ROAK interrupt protocol. This recommendation can be supported by using an M/MA module the uses Type B or Type C interrupts or by simply setting the interrupt type (IT) bit to a 1 in the Interrupt Control register. Setting the IT bit to 1 causes the VX405C to release the VXI interrupt request during the hardware acknowledge cycle, regardless of the interrupt type used by M/MA module. For Type A interrupters, the VX405C will release the interrupt request to the VXI during the interrupt acknowledge cycle, but the interrupt from the M/MA will still be pending until the appropriate IO register is accessed. The VX405C will not issue another interrupt to the VXI from that M/MA until the M/MA's interrupt is cleared. |
| M/MA Module Identification | The ANSI/VITA 12-1996 M-Module Specification allows for an optional identification function called IDENT. This IDENT function provides information about the M/MA module and is stored in sixteen word deep (32 byte) serial EEPROM. Access is accomplished with read/write operations on the last address in I/O space and the data is read one bit at a time. Access to the IDENT is only guaranteed after a reset is performed. |

The VX405C also supports the optional VXI-IDENT function introduced by Hewlett-Packard. This optional function is not part of the approved ANSI/VITA 12-1996 standard. This extension to the M-module IDENT function increases the size of the EEPROM to at least 64 words (128 bytes) and includes VXI compatible ID and Device Type registers. Details are shown in Table 2-2.

Table 2-2 the VX405C automatically checks the M/MA-Module for support of this optional function during power-up. If the VX405C detects support, then the VXI Manufacturer ID in the VXI ID register and the Required Memory and Model Code in the VXI Device Type register are changed to reflect the settings provided by the M/MA-Module.

| Word | Description | Value (hex) |
|-------|------------------------|----------------------|
| 0 | Sync Code | 5346 |
| 1 | Module Number | (Module Dependent) |
| 2 | Revision Number | (Module Dependent) |
| 3 | Module Characteristics | (Module Dependent) |
| 4-7 | Reserved | |
| 8-15 | M-Module Specific | (Module Dependent) |
| 16 | VXI Sync Code | ACBA |
| 17 | VXIID | VXI Manufacturer ID |
| 18 | VXI Device Type | Req'd Mem/Model Code |
| 19-31 | Reserved | |
| 32-63 | M-Module Specific | (Module Dependent) |

Table 2-2, M/MA Module EEPROM IDENT Words

Note: The VXI Device Type word contains two fields, bits 0-11 are the Model Code and bits 12-15 are the Required Memory, where: Req'd Mem $\Rightarrow 2^{(2^{3}-m)}$, where m is the value of the four bits

Model Code ⇒ manufacturer specified model number

During power-up initialization, a basic built-in test function is Built in Test and performed. If an initialization failure is detected, the SYSFAIL Diagnostics lamp will light indicating a failure. Sysfail Inhibit can be used to help isolate the cause of the failure. The Sysfail Inhibit is a VXI slot inhibit; therefore setting the inhibit bit on any M/MA module will inhibit SYSFAIL on all M/MA modules.

The following is a general guide of the most common problems **Trouble Analysis** that may be encountered with the VX405C, along with a Guide suggestion of the possible causes.

space

SYMPTOMS POSSIBLE CAUSES

Bus time out on A16 Access

Unable to access M/MA memory/IO

- 1. Logical address incorrectly set.
- 2. Card incorrectly installed.
- 3. M/MA enable switch not enabled.
- 4. Logical address Modulo Select switch not set as expected.

1. Attempting to access an improper address.

2. VXI memory setting for that M/MA not set to

 $2 \times M/MA$'s required memory.

- 3. AAA bit in the Status/Control register not set to allow A32/A24 addressing.
- 4. A24/A32 switch set improperly.
- 5. Offset register not set correctly.

This page was left intentionally blank.

| General Description | The M213 provide GPS timing in a single-wide M-Module format adhering to the ANSI/VITA 12-1996 specification for M-Modules. |
|----------------------------------|---|
| Purpose of Equipment | The M213 can be used in a wide variety of applications where a precision timing control is required. |
| Specifications of Equipment | |
| Module Key Features | ANSI Standard M-Module (single-wide) Motorola Oncore M12+ GPS Timing Receiver M-module interface allows complete communication with M12+ Active monitoring of PPS output indicates when a valid 1PPS output signal is available PPS output control (always off, always on, on when certain conditions met) Antenna bias power is switch selectable for +3V or +5V operation. External power pass-through for integration with other M-modules |
| Oncore M12+ Specific Features | 12-channel parallel receiver design tracks up to 12 satellites simultaneously Code plus carrier tracking (carrier-aided tracking) Position filtering Antenna current sense circuitry 3-dimensional positioning within 25 meters, SEP (with Selective Availability [SA] disabled) Extensive control and status Satellite tracking |

- PPS output control
- Latitude and longitude
- Height
- Time
- Selectable 1 or 100PPS output
- Time-Receiver Autonomous Integrity Monitoring (TRAIM) algorithm for checking timing solution integrity
- Automatic site survey

Specifications

MAXIMUM RATINGS

| Parameter | Condition | Rating | Units |
|------------------------------|---------------------|------------|-------|
| Operating Temperature | | 0 to +50 | °C |
| Non-Operating Temperature | | -40 to +70 | °C |
| Humidity | non-condensing | 5 to 95 | % |
| Power Consumption | +5V | 0 | mA |
| | +12V or EXTPWR | | mA |
| | -12V | 0 | mA |
| Input Voltage | EXTPWR | 40 | V |
| Supply Current | EXTPWR Pass-Through | 2.0 | A |

AC CHARACTERISTICS

| Parameter | Conditions | Specification | Units | |
|-------------------------------|--|--------------------|------------|--|
| GPS Timing General Chara | acteristics | | | |
| -Receiver | | 12 | channels | |
| -Tracking capability | simultaneous vehicles | 12 | satellites | |
| -Operating Frequency | L1 | 1575.42 | MHz | |
| GPS Timing Performance | Characteristics | | | |
| -Acquisition Time, Time | Hot (almanac, position, time, | <25 | sec. | |
| to First Fix (TTFF) | ephemeris) | <50 | sec. | |
| | Warm (almanac, position, time) | <200 | sec. | |
| | Cold (no stored information) | <1 | sec. | |
| | Internal Reacquisition after | | | |
| | blockage | | | |
| -Positioning accuracy | selective availability disabled | <25 | meters SEP | |
| -Timing accuracy ¹ | using clock granularity message | | | |
| | 1s average | <2 | ns | |
| | 6s average | <6 | ns | |
| | without clock granularity | | | |
| | message | <10 | ns | |
| | 1s average | <20 | ns | |
| | 6s average Active antenna module with | | | |
| -Antenna requirements | Active antenna module with external gain | 18-36 | dDm | |
| | Required gain ² | 3 or 5 | dBm V | |
| | Bias Power | 80 | · · | |
| | Current draw | 00 | ma max. | |
| PPS Output Electrical Cha | racteristics (Front panel and inte | rnal connector) | | |
| -Output Level | High (V _{OH}) into 50 Ω load | 2.0 | V min. | |
| | Low (V_{OL}) into 5002 load | 0.4 | V max. | |
| -Output Impedance | | 50 ±3 | <u> </u> | |
| | <u> </u> | <u> </u> | Ω | |
| Current | | ±50 | mA | |
| -Propagation delay | from M12+ output | 3.5 min., 9.0 max. | ns | |
| -Skew | front panel output to internal | 300 | ps max. | |
| | connector output (common-edge variation) | | | |
| -Rise/Fall Time | from 0.8V to 2.0V / 2.0V to 0.8V | 1.5 | ns max. | |
| | Characteristics (Front panel) | | | |
| -Output Level | High (V _{OH}) into high impedance | _·_ | V min. | |
| | load | | V max. | |
| | Low (V _{OL}) into high impedance load | | | |
| -Output Impedance | | 3-7 | Ω typ | |
| -Output Source/Sink | | ± | mA | |
| Current | | | | |
| External Power Supply | | | | |
| -Input Voltage | | +10 to +30 | Vdc | |

Notes:

1.

1PPS or 100PPS with position-hold active As measured at receiver the M12+ RF connector 2.

| Mechanical | Echanical The mechanical dimensions of the module are in conform with ANSI/VITA 12-1996 for single-wide M-Module modules nominal dimensions are 5.687" (144.5 mm) long × 2.082" mm) wide. | | | | | | | | | |
|-------------------------|--|---|--|--|--|--|--|--|--|--|
| Bus Compliance | for double-wide M-M | with the ANSI/VITA 12-1996 Specification odules and the MA-Module trigger signal le also supports the optional IDENT and VXI- | | | | | | | | |
| | Module Type: | MA-Module | | | | | | | | |
| | Addressing: | A08 | | | | | | | | |
| | Data: | D8 | | | | | | | | |
| | Interrupts: | INTA & INTC | | | | | | | | |
| | DMA: | not supported | | | | | | | | |
| | Triggers: | not supported | | | | | | | | |
| | Identification: | IDENT and VXI-IDENT | | | | | | | | |
| | Manufacturer ID: | FFB ₁₆ | | | | | | | | |
| | Model Number: | 00D4 ₁₆ (212 dec.) | | | | | | | | |
| | VXI Model Code: | 0FDE ₁₆ (M212) | | | | | | | | |
| Applicable Documents | ANSI/VITA 12-1996Standard for The Mezzanine Concept M- Module Specification, Approved May 20, 1997, American National Standards Institute and VMEbus International Trade Association, 7825 E. Gelding Dr. Suite 104, Scottsdale, AZ 85260-3415, www.vita.com | | | | | | | | | |
| | User's Guide, Motorola M12+ GPS Positioning And Timing Receivers, Synergy Systems, LLC, P/N STRMM12+ Rev. A, 24 Nov 03, P.O. Box 262250, San Diego, CA 92196, <u>www.synergy-gps.com</u> | | | | | | | | | |
| | User's Guide, GPS Oncore Revision 5.0, Motorola GPS Products, 08/30/02, <u>www.motorola.com</u> | | | | | | | | | |
| | | | | | | | | | | |

Functional Description

Overview

The M213 utilizes control logic to interface the M-Module bus to a Motorola Oncore M12+ Timing Receiver. The M12+ is controlled internally through a serial interface. See applicable documents in Chapter 3 section Applicable Documents for details on the M12+. A simplified block diagram is shown in **Figure 3-1**.




Figure 3-1, Functional Block Diagram

| M-Module Interface | The M-Module Interface allows communication between the M213 and the carrier module. The interface is an asynchronous 16-bit data bus with interrupt and trigger capabilities. The interface adheres to the ANSI/VITA 12-1996 Standard for The Mezzanine Concept M-Module Specification for M modules. |
|--------------------------|---|
| Control Logic | The control logic provides the electrical interface between the M- module bus and the module. The control registers are contained within this logic. The control logic also monitors the PPS output and indicates when a valid 1PPS or 100PPS output signal is available (PPSACT). Status is directly is available through an M-module register and an interrupt can be generated on any change. |
| Microcontroller/ UART | The microcontroller/UART provides the communication to and from the M12+ Timing module. An internal FIFO facilitates the software communication. |

| Oncore M12+ Timing Receiver | The M12+ is GPS Timing Receiver module from Motorola. The M12+ internally provides extensive control and status of the GPS timing receiver, including antenna connection feedback, satellite tracking status, output quality indication, 1PPS output control, and a host of other position, almanac, and timing status and control functions. Detail information on this module can be found in the applicable documents shown in Chapter 3 Applicable Documents. |
|--------------------------------------|---|
| Power Conversion and Distribution | The main power for the module is obtained from either the M- module interface (+12V) or from an external supply through the front panel connector. Power is converted to appropriate levels and distributed to the individual components on the M213. The module uses the +12V supply from the M-module interface, unless an external supply is provided that is greater than +12V. To maintain GPS tracking, when the M-module interface is not powered, an external power supply must be provided. |
| | To support integration with other M-modules, an external power pass-through connector is provided that simply passes the external supply voltage through, if it exists. |
| Physical Layout | The physical layout of the module is shown in Figure 3-2 . A notch in the PCB is provided for the external power pass-through and the internal PPS output to allow cable access when the module is installed. A switch is provided to set the antenna bias voltage to either $+3V$ or $+5V$. |




Figure 3-2, M213 Physical Layout

| Input/Output Signals | The front panel input/output signals are as shown in Figure 3-3 and are briefly described below. The connector shield of each of the connector is tied to chassis ground. |
|----------------------|--|
| <u>PPS</u> | This MMCX connector provides the PPS output signal from the timing receiver. The signal is buffered through a 50Ω clock distribution driver. Under software control of the timing receiver, the output may be always ON, always OFF, or only ON if certain conditions are met. The LED indicates the ON/OFF status of the signal. The LED is visual indicator of the PPSACT signal (see below). (5V CMOS logic levels, 50Ω output impedance) |
| ANT | This SMA jack is for the antenna input. The bias voltage may be selected for 3V or 5V operation. |
| <u>EXTPWR</u> | These two DSUB pins provide power to the M213 and to the external power pass-through connector. Module power can be provided through these front connectors or through the M-module +12V interface. The EXTPWR LED illuminates when external power above 8 to 10 volts is applied to the DSUB connector pins. (+10 to +30Vdc) Figure 3-3, M213 Front Panel |
| <u>PPSACT</u> | This DSUB pin indicates the status of the PPS output signal. The signal is high when the PPS signal is active. The PPS output from the GPS timing receiver is continuously monitored by the control logic. If the PPS output does not pulse within 1.3 seconds, the PPSACT signal will indicate inactive. (active high, TTL output, low output impedance) |
| GND | These DSUB pins are the return paths for the EXTPWR and the PPSACT signals. The pins are connected to the logic ground on the module. |


Identification and Configuration Registers

I/O Registers

There are a variety of registers used to configure and control the M213 module. These registers are located in the IOSpace. The address map of the registers is shown in **Table 3-1**. Details of the registers are provided in **Figure 3-4**.

Table 3-1, I/O Address Map/Command Summary

| M213 IO REG. | |
|--------------|----------------------|
| (HEX) | REGISTER DESCRIPTION |
| 00 | Control/Status |
| 02 | Interrupt Control |
| 04 | UART Data Registers |



PPS⇒PPS Active (0 = PPS output is not active, 1 = PPS output is active)

| M213 Reg. 02 | Interrupt Control | | | | | | | | | | | | | | | |
|-----------------|-------------------|----|----|-------|------|----|----|---|------|------|------|---|------|------|------|------|
| Bit | 15 | 14 | 13 | 12 | _ 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Write | | | | Not l | Jsed | | | | Î ÎÎ | - | - | - | MIEN | - | PIEN | UIEN |
| Read | Not Used | | | | | | ιτ | - | PPSI | URTI | MIEN | - | PIEN | UIEN | | |

IT⇔ Interrupt Type (0 = Type A, software-end-of-interrupt (default), 1 = Type C, hardware-endof-interrupt)

PPSI \Rightarrow PPS Interrupt Pending (1 = a PPS interrupt is pending (write a 1 to this bit to clear))

URTI ⇒ UART Interrupt Pending (1 = a UART interrupt is pending (write a 1 to this bit to clear))

- MIEN ⇒ Master Interrupt Enable (0 = disabled (default), 1 = enable)
- PIEN \Rightarrow PPS Interrupt Enable (0 = disabled (default), 1 = enabled)
- UIEN ⇒ UART Interrupt Enable (0 = disabled (default), 1 = enabled)
- Note: When using Type C interrupts (IT = 1), the interrupt pending bits 7-0 are presented as the interrupt vector during the interrupt acknowledge cycle. The MIEN bit is also cleared and must be reenabled during the interrupt service routine. A PPSI interrupt occurs on any change, if enabled. A URTI interrupt only occurs when it becomes active.

| M213 Reg. 04 | 4 UART Data Register | | | | | | | | | | | | | | | |
|-----------------|----------------------|----|----|-----|------|----|---|---|---|----|-----|----|-----|---|---|---|
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Write | | | | Not | Used | | | | | | | Da | ata | | | |
| Read | Not Used | | | | | | | | | Da | ata | | | | | |

Note: A write to Data transmits the byte to the M12+ timing receiver module. A read of Data receives one byte of data from the M12+ receive FIFO. A "Special Character, 0xFF" indicates that the FIFO is empty.

Figure 3-4, M213 I/O Registers

| M-Module Identification PROM | The M213 supports the identification function called IDENT. This IDENT function provides information about the module and is stored in a sixteen-word deep (32 byte) serial EEPROM. Access is accomplished with read/write operations on the last address in IOSpace (hex FE) and the data is read one bit at a time. Figure 3-5 provides an example of how to read from the serial EEPROM. |
|---------------------------------|--|
| | The modules also support the VXI-IDENT function introduced by Hewlett-Packard. This function is <u>not</u> part of the approved ANSI/VITA 12-1996 standard. This extension to the M-module IDENT function increases the size of the EEPROM to at least 64 words (128 bytes) |

| Word | Description | Value (hex) |
|-------|-------------------------------------|--------------------------|
| 0 | Sync Code | 5346 |
| 1 | Module Number | 00D5 (213 dec.) |
| 2 | Revision Number ¹ | 0001 |
| 3 | Module Characteristics ² | 1068 |
| 4-7 | Reserved | 0000 |
| 8-15 | M-Module Specific | 0000 |
| 16 | VXI Sync Code | ACBA |
| 17 | VXIID | 0FC1 (RACAL INSTRUMENTS) |
| 18 | VXI Device Type ³ | 0FDD (M213) |
| 19-31 | Reserved | 0000 |
| 32-63 | M-Module Specific | 0000 |

Table 3-2, M-Module EEPROM IDENT Words

are shown in Table 3-2.

and includes VXI compatible ID and Device Type Registers. Details

Notes:

- 1) The Revision Number is the functional revision level of the module. It does not necessarily correspond to the hardware assembly level.
- 2) The Module Characteristics bit definitions are:
 - Bit(s) Description
 - 15 0 = no burst access
 - 14/13 unused
 - 12 1 = module needs $\pm 12V$
 - 11 0 = module does not need +5V
 - 10 0 =trigger outputs not supported
 - 9 0 = trigger inputs not supported
 - 8/7 00 = no DMA requestor
 - 6/5 11 = interrupt type C
 - 4/3 01 = 16-bit data
 - 2/1 00 = 8-bit address bus
 - $0 \qquad 0 = no memory access$
- 3) The VXI Device Type word contains the following information:
 - Bit(s) Description
 - $\overline{15-12}$ $\overline{F_{16}} = 256$ bytes of required memory
 - 11-0 FDD₁₆ = RACAL INSTRUMENTS specified VXI model code for M213

- **Operation** The M213 is a register-based instrument that is controlled through a series of I/O registers. The exact method of accessing and addressing the I/O registers is dependent on the M-Module carrier used to interface the module to your data acquisition or test system.
- **Rubidium Oscillator Communication** The UART Data Register is used to communicate with the M12+ Timing Receiver module. Data written to the register is serially transmitted to the M12+. Serial data received from the M12+ is converted into 8-bit data bytes and stored in a FIFO to be read by the user. The FIFO can store approximately 512 bytes. See Chapter 5, "I/O COMMANDS" in the Motorola M12+ GPS Positioning And Timing Receivers User's Guide" for command details.
- Interrupts The M213 supports Type A and Type C interrupts as specified in the M-module specification. A Type A interrupt releases the interrupt request only after the pending interrupt is cleared by software (software-end-of-interrupt (i.e., RORA)). A Type C interrupt releases the interrupt request during the interrupt acknowledge cycle (hardware-end-of-interrupt with vector (i.e., ROAK)) Type C interrupts provide an interrupt vector during an interrupt acknowledge cycle. Use the IT bit in the Interrupt Control Register to configure the desired type of interrupt.

NOTE: For any interrupt to occur, the MIEN bit in the Interrupt Control Register must be set to a one.

For an interrupt to occur, the desired interrupt source must be enabled (PIEN or UIEN) and the master interrupt enable (MIEN) must be enabled in the Interrupt Control Register. For Type C interrupts, the interrupt vector is equal to the lower byte of the interrupt control register.

NOTE: When using Type C interrupts, the MIEN bit is cleared during the interrupt acknowledge cycle. It must be re-enabled to receive another interrupt.

ID Prom

Refer to Chapter 4 section M-Module Identification PROM for a description of the ID PROM's function and contents. The ID PROM is a serial device and accessing it involves writing and reading a register in a sequential manner to acquire data. **Figure 3-5** provides a general description of the code sequence necessary to read the information from the PROM. The PROM is a standard IC 9603 type PROM. For specific timing information refer to the 9603 or compatible PROM data sheet.

```
/*-----*/
int read idword (unsigned short id addr, unsigned short *value) {
                                               /* M/MA address for IDPROM */
addr = 0xFE;
id_addr = 0xrE,
id_addr = 0x80 | id_addr;
write_eebyte (addr, id_addr);
                                     /* 80 is the read opcode for the PROM */
read eebyte (addr,&rdval);
                                     /* returns first byte of IDPROM */
                                     /* upper byte of sync code word */
/* returns first byte of IDPROM */
tmpval = rdval << 8;
read eebyte (addr,&rdval);
tmpval = tmpval | rdval;
*value = tmpval;
                                     /* combine bytes of sync code */
write word(addr, 0x0000);
                                     /* lower cs */
return
int write_eebyte (unsigned long addr, unsigned short value){
write_word(addr, 0x0000);  /* insure cs is initially low */
write_word(addr, 0x0004);  /* initialize */
write_eebit(addr, 0x0001);  /* start bit */
temp = value;
for (i=0;i<=7;i++) {
write_eebit(addr, ((temp & 0x80)>>7));
temp = (temp << 1);
return;
/*-----
              */
Delay(.000005);
temp = (0x0006 | (value & 0x0001)); /* set data bit & clock */
write_word(addr, temp);
Delav(.000005);
return;
,
/*......//
int read_eebyte (unsigned short addr, unsigned short *value) {
for (i=7;i>=0;i=i-1){
read eebit (addr, &rdval);
temp = temp | ((rdval&0x01) << i);</pre>
*value = temp;
return;
,
/*......//
int read eebit (unsigned short addr, unsigned short *value) {
write_word(addr, 0x4); /* lower clock bit */
Delay(.000005);
write_word(addr, 0x6);
                          /* raise clock bit */
Delay(.000005):
read word (addr, value);
return:
/*-----*/
 NOTE: 1. write_word and read_word are low level memory access routines
      2. NOT actual code and should be treated as a modeling tool only.
```


Figure 3-5, ID PROM Access Routine

This page was left intentionally blank.

General Description

The M212 provides a precision Rubidium oscillator in a double wide M-Module format adhering to the ANSI/VITA 12-1996 specification for M-Modules (see exception below). A 1 pps output is an integral part of the design. An optional 1 pps input allows the unit to track a GPS or other external reference and display the difference between the input and the 1 pps generated by the Rubidium module (X72). The M212 may be installed on any carrier board supporting the M-Module specification. Carriers are available that allow the M212 to be used in VXI, VME, PCI, cPCI, PXI and many other system architectures.

Note: Due to the physical height of the Rubidium oscillator the height on the back side of the module exceeds the allowable height specified in the M-Module specification. The height above the back of the PCB is approximately 0.25 inches. The user must ensure that this height will not interfere with other installed modules or shield assemblies for the specific carrier that is being used.



Purpose of Equipment

The M212 can be used in a wide variety of applications where a precision oscillator source is required.

Specifications of Equipment

Key Features

- 10MHz frequency
- Initial accuracy 5 x 10⁻¹¹ @ 25°C
- Frequency Drift Stability 5 x 10⁻¹¹ per month without optional 1PPS disciplining
- 1PPS input for long term stability (with optional 1pps disciplining)
- 1PPS output
- ANSI Standard M-Module (Double-wide)
- Full control of the Rubidium oscillator available

- Query serial number, operating hours, operating temperature, and event history
- Perform Self-test
- Front panel service and lock signals
- Operates from +10 to +25V power source from the front panel or internal connector
- Front panel lock indicator (indicates Rubidium lock or 1PPS input lock)
- Sine wave and square wave output

Specifications

| Parameter | Condition | Rating | Units |
|------------------------------|---------------------|------------|-------|
| Operating Temperature | | 0 to +50 | °C |
| Non-Operating Temperature | | -40 to +70 | °C |
| Humidity | non-condensing | 5 to 95 | % |
| Power Consumption | +5V | 100 | mA |
| | +12V | 0 | mA |
| | -12V | 0 | mA |
| | EXTPWR (+10 to +25) | 17 | w |

MAXIMUM RATINGS


AC CHARACTERISTICS


| Parameter | Conditions | Specification | Units |
|---------------------|--|------------------------|-----------|
| Dynamic Performance | | · | |
| Sine wave Output | | | |
| - Frequency | | 10 | MHz |
| - Power | Into 50Ω | 7.8 ±10% | dBm |
| - Phase Noise | 1Hz offset | -72 | |
| | 10Hz offset | -90 | |
| | 100Hz offset | -128 | dBc/Hz |
| | 1KHz offset | -140 | max. |
| | 10KHz offset | -148 | |
| - Spurious | Harmonic | -60 | dBc max. |
| | Non-harmonic | -60 | dBc max. |
| -Stability (Allan | t = 1 second | 3 x 10 ⁻¹¹ | sec. max. |
| variance) | t = 10 seconds | 1 x 10 ⁻¹¹ | sec. max. |
| | t = 100 seconds | 3 x 10 ⁻¹² | sec. max. |
| - Initial Accuracy | 25°C | ±5 x 10 ⁻¹¹ | Hz |
| - Frequency Drift | 25°C | ±5 x 10 ⁻¹¹ | per month |
| - Frequency Retrace | on-off-on: 24 hr, 48 hr, 12 hr @ 25°C | ±2 x 10 ⁻¹¹ | Hz |
| - Control | Range | ±1 x 10 ⁻⁶ | Hz |
| | Granularity | ±1 x 10 ⁻¹² | Hz |
| - Warm-up Time | Time to lock ($<5 \times 10^{-8}$) | 4 | minutes |
| | Time to <1 x 10 ⁻⁹ | 7.5 | minutes |
| Square wave Output | | | |
| - Level | ACMOS | 5 | V typ. |
| - Jitter | RMS | 10 | ps max. |
| MTBF | Ground benign | 600,000 | hrs |

| Mechanical | The mechanical dimensions of the module are in conformance with ANSI/VITA 12-1996 for double-wide M-Module modules. The nominal dimensions are 5.687" (144.5 mm) long \times 4.183" (106.2 mm) wide. | | | | | | | | | |
|---|--|--|-------------------------------|--|--|--|--|--|--|--|
| Bus Compliance | The module complies with the ANSI/VITA 12-1996 Specification for double-wide M-Modules and the MA-Module trigger signal extension. The module also supports the optional IDENT and VXI-IDENT functions. | | | | | | | | | |
| | | Module Type: | MA-Module | | | | | | | |
| | | Addressing: | A08 | | | | | | | |
| | | Data: | D8 | | | | | | | |
| | | Interrupts: | INTA & INTC | | | | | | | |
| | | DMA: | not supported | | | | | | | |
| | | Triggers: | not supported | | | | | | | |
| | | Identification: | IDENT and VXI-IDENT | | | | | | | |
| | | Manufacturer ID: | FFB ₁₆ | | | | | | | |
| | | Model Number: | 00D4 ₁₆ (212 dec.) | | | | | | | |
| | | VXI Model Code: | 0FDE ₁₆ (M212) | | | | | | | |
| Applicable Documents | ANSI/VITA 12-1996 - Standard for The Mezzanine Concept M-Module Specification, Approved May 20, 1997, American National Standards Institute and VMEbus International Trade Association, 7825 E. Gelding Dr. Suite 104, Scottsdale, AZ 85260-3415, http://www.vita.com X72 Precision Rubidium Oscillator Designer's Reference, | | | | | | | | | |
| | Symmetricom (formerly Datum), Document Number C/O/106031H | | | | | | | | | |
| Installation | | | | | | | | | | |
| Unpacking and Inspection | damage is a | 3352 module and inspect pparent, inform the carri on and packing material fo | er immediately. Retain | | | | | | | |
| CAUTION EAUTION SENSITIVE ELECTRONIC DEVICES DI NOT SHIP OR STORE NEAR STRONG ELECTROSTATIC. ELECTROMONICTIC MAGGING OR RADONACTIVE FELDS | Verify that the pieces in the package you received contain the correct 3352 module option and the 3352 Users Manual. Notify EADS North America Defense Test and Services, Inc. if the module appears damaged in any way. Do not attempt to install a damaged module into a VXI chassis. | | | | | | | | | |
| | electrostatic | odule is shipped in an ai damage to the module. Do -static bag unless it is in a | o not remove the module | | | | | | | |

| Handling Precautions | The M212 contains components that are sensitive to electrostatic discharge. When handling the module for any reason, do so at a static-controlled workstation, whenever possible. At a minimum, avoid work areas that are potential static sources, such as carpeted areas. Avoid unnecessary contact with the components on the module. |
|---------------------------------|---|
| Installation of M/MA Modules | All M-Modules must be installed into the carrier before the carrier is installed into the host system. To install a module, firmly press the connector on the M/MA-Module together with the connector on the carrier as shown in Figure 4-1 . Secure the module through the holes in the bottom shield using the original screws. |

CAUTION: M/MA-Module connectors are NOT keyed. Use extra caution to avoid misalignment. Applying power to a misaligned module can damage the M/MA-Module and carrier.





Preparation for Reshipment If the module is to be shipped separately it should be enclosed in a suitable water and vapor proof anti-static bag. Heat seal or tape the bag to insure a moisture-proof closure. When sealing the bag, keep trapped air volume to a minimum. The shipping container should be a rigid box of sufficient size and strength to protect the equipment from damage. If the module was received separately from a RACAL Instruments system, then the original module shipping container and packing material may be re-used if it is still in good condition.

Functional Description

Overview

The M212 utilizes control logic to interface the M-Module bus to the Rubidium oscillator. The Rubidium oscillator is controlled internally through a serial interface. A simplified block diagram is shown in **Figure 4-2**.




Figure 4-2, M212 Functional Block Diagram

| rol logic provides the electrical interface between the M- bus and the module. The control registers are contained s logic. |
|---|
| ocontroller/UART provides the communication to and from dium oscillator. An internal FIFO facilitates the software cation. |
| |

Rubidium Oscillator The Rubidium oscillator is a X72 Precision Rubidium Oscillator from Symmetricom (formerly Datum). See the designer's reference guide (C/O/106031H or latest) for more information.

Physical Layout The physical layout of the module is shown in **Figure 4-3**. A notch in the PCB is provided for the EXTPWR connector to allow cable access when the module is installed. The CPLD and MICRO connectors are for factory use only. There are no configuration switches on the M212. Reference **Figure 4-4** for Connector configuration.




Figure 4-3, M212 Physical Layout

| Pin | Row A | Row B | Row C | | |
|-----|--------|-----------|--------|--|--|
| 1 | /CS | GND | (/AS) | | |
| 2 | A01 | +5V | (D16) | | |
| 3 | A02 | +12V | (D17) | | |
| 4 | A03 | -12V | (D18) | | |
| 5 | A04 | GND | (D19) | | |
| 6 | A05 | (/DREQ) | (D20) | | |
| 7 | A06 | (/DACK) | (D21) | | |
| 8 | A07 | GND | (D22) | | |
| 9 | D08 | D00/(A08) | TRIGA | | |
| 10 | D09 | D01/(A09) | TRIGB | | |
| 11 | D10 | D02/(A10) | (D23) | | |
| 12 | D11 | D03/(A11) | (D24) | | |
| 13 | D12 | D04/(A12) | (D25) | | |
| 14 | D13 | D05/(A13) | (D26) | | |
| 15 | D14 | D06/(A14) | (D27) | | |
| 16 | D15 | D07/(A15) | (D28) | | |
| 17 | /DS1 | /DS0 | (D29) | | |
| 18 | DTACK | WRITE | (D30) | | |
| 19 | /IACK | /IRQ | (D31) | | |
| 20 | /RESET | SYSCLK | (/DS2) | | |

Note: Signals in parentheses () are not used on this module.

Figure 4-4, M/MA Interface Connector Configuration

| Input/Output Signals | The front panel input/output signals are as shown in Figure 4-5 and are briefly described below. The connector shield of each of the connector is tied to chassis ground. | | | | | | | | |
|----------------------|---|-----------------------------|--|--|--|--|--|--|--|
| <u>EXTPWR</u> | These two DSUB pins provide power to the Rubidium oscillator. Power can either be provided through these front connectors or through the EXTPWR connector located on the PCB. Power can be supplied to the Rubidium oscillator even when the M-module is not powered. (+10 to +25Vdc)PIN 1: EXTPWR PIN 2: GND PIN 4: GND | | | | | | | | |
| LOCK | This DSUB pin indicates the lock status of the Rubidium oscillator. An LED also provided a direct visual indication of the lock status. When illuminated it indicates that the LOCK signal is active. <i>(active low, TTL output)</i> | 1PPSIN | | | | | | | |
| SERVICE | This DSUB pin, when active, indicates that service on the Rubidium oscillator is required. <i>(active low, TTL output)</i> | | | | | | | | |
| <u>1 PPSIN</u> | This MMCX connector is the 1PPS input signal to the Rubidium oscillator. (positive edge triggered, 3.3V ACMOS logic and 5V TTL logic compatible) | M212 | | | | | | | |
| <u>1PPSOUT</u> | This MMCV connector is the 1000 | ure 4-5, M212 ront Panel | | | | | | | |
| SINEOUT | This MMCX connector is the 10MHz sine wave output from Rubidium oscillator. | n the | | | | | | | |
| SQUOUT | This MMCX connector is the 10MHz square wave output from Rubidium oscillator. (3.3 ACMOS logic level) | n the | | | | | | | |

Identification and Configuration Registers

I/O Registers

There are a variety of registers used to configure and control the M212 module. These registers are located in the IOSpace. The address map of the registers is shown in **Table 4-1**. Details of the registers are provided in **Figure 4-6**.

Table 4-1, I/O Address Map/Command Summary

| M212 IO REG. (HEX) | REGISTER DESCRIPTION |
|-----------------------|----------------------|
| 00 | Control/Status |
| 02 | Interrupt Control |
| 04 | UART Data Registers |

| M212 Reg. 00 | Control/Status | | | | | | | | | | | | | | | |
|-----------------|----------------|----------|----|----|----|----|---|---|---|---|---|---|-----|-----|---|---|
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Write | Not Used | | | | | | - | - | - | - | - | - | - | - | | |
| Read | | Not Used | | | | | | - | • | - | - | • | SRV | LOK | - | |

- SRV ⇒ Service (0 = normal operation, 1 = indicates that the Rubidium unit is nearing limits of frequency control and that service is required within several months)
- LOK ⇒ Locked (0 = not locked, 1 = indicates that the output frequency is locked to the atomic resonance of rubidium)

Note: The SRV bit is only valid when LOK = 1.

| M212 Reg. 02 | 2 Interrupt Control | | | | | | | | | | | | | | | |
|-----------------|---------------------|----|----|-------|------|----|----|---|------|------|------|------|------|------|------|------|
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Write | Not Used | | | | | | IT | - | - | - | MIEN | SIEN | LIEN | UIEN | | |
| Read | | | | Not I | Jsed | | | | IT _ | SRVI | LOKI | URTI | MIEN | SIEN | LIEN | UIEN |

- IT ⇒ Interrupt Type (0 = Type A, software-end-of-interrupt (default), 1 = Type C, hardware-endof-interrupt)
- SRVI ⇔ Service Interrupt Pending (1 = a Service interrupt is pending (write a 1 to this bit to clear))
- LOKI \Rightarrow Lock Interrupt Pending (1 = a Lock interrupt is pending (write a 1 to this bit to clear))
- URTI
 URTI
- MIEN \Rightarrow Master Interrupt Enable (0 = disabled (default), 1 = enable)
- SIEN \Rightarrow Service Interrupt Enable (0 = disabled (default), 1 = enabled)
- LIEN \Rightarrow Lock Interrupt Enable (0 = disabled (default), 1 = enabled)
- UIEN \Rightarrow UART Interrupt Enable (0 = disabled (default), 1 = enabled)
- Note: When using Type C interrupts (IT = 1), the interrupt pending bits 7-0 are presented as the interrupt vector during the interrupt acknowledge cycle. The MIEN bit is also cleared and must be reenabled during the interrupt service routine. SRVI and LOKI interrupts occur on any change, if enabled. URTI interrupts only occur when it becomes active.

| M212 Reg. 04 | UART Data Register | | | | | | | | | | | | | | | |
|-----------------|--------------------|----|----|----|----|----|---|---|------|---|---|---|---|---|---|---|
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Write | Not Used | | | | | | | | Data | | | | | | | |
| Read | Not Used | | | | | | | | Data | | | | | | | |

Note: A write to Data transmits the byte to the X72 oscillator. A read of Data receives one byte of data from the X72 receive FIFO. A "Special Character, 0xFF" indicates that the FIFO is empty.

Figure 4-6, M212 I/O Registers

M-Module Identification PROM Identification PROM Identification PROM IDENT function provides information about the module and is stored in a sixteen-word deep (32 byte) serial EEPROM. Access is accomplished with read/write operations on the last address in IOSpace (hex FE) and the data is read one bit at a time.

The modules also support the VXI-IDENT function introduced by Hewlett-Packard. This function is <u>not</u> part of the approved ANSI/VITA 12-1996 standard. This extension to the M-module IDENT function increases the size of the EEPROM to at least 64 words (128 bytes) and includes VXI compatible ID and Device Type Registers. Details are shown in Table 4-2.

Table 4-2, M/MA Module EEPROM IDENT Words

| Word | Description | Value (hex) |
|-------|-------------------------------------|-----------------|
| 0 | Sync Code | 5346 |
| 1 | Module Number | 00D4 (212 dec.) |
| 2 | Revision Number ¹ | 0001 |
| 3 | Module Characteristics ² | 0868 |
| 4-7 | Reserved | 0000 |
| 8-15 | M-Module Specific | 0000 |
| 16 | VXI Sync Code | ACBA |
| 17 | VXIID | FFB (RACAL) |
| 18 | VXI Device Type ³ | 0FDE (M212) |
| 19-31 | Reserved | 0000 |
| 32-63 | M-Module Specific | 0000 |

Notes:

- 1) The Revision Number is the functional revision level of the module. It does not necessarily correspond to the hardware assembly level.
- 2) The Module Characteristics bit definitions are:
 - Bit(s) Description
 - 15 0 = no burst access
 - 14/13 unused
 - 12 1 = needs ±12V
 - 11 1 = needs +5V
 - 10 1 = trigger outputs
 - 9 1 = trigger inputs
 - 8/7 00 = no DMA requestor
 - 6/5 11 = interrupt type C
 - 4/3 01 = 16-bit data
 - 2/1 00 = 8-bit address
 - 0 0 = no memory access
- 3) The VXI Device Type word contains the following information:
 - Bit(s) Description
 - 15-12 F₁₆ = 256 bytes of required memory
 - 11-0 FDE₁₆ = RACAL INSTRUMENTS specified VXI model code for M212

| Operation | The M212 is a register-based instrument that is controlled through a series of I/O registers. The exact method of accessing and addressing the I/O registers is dependent on the M-Module carrier used to interface the module to your data acquisition or test system. Refer to the carrier's documentation for information on the address mapping of an M-Module's I/O registers and to your system software documentation for details on data access. A high–level driver may also be available for control. |
|---|---|
| Programming | |
| Writing Registers | Normal 16-bit wide register values can be written in one write operation using 16-bit register access. However, some pulse parameters, such as the pulse period, pulse width, and pulse delay, require more than 16-bits. Special attention must be given when programming these values. To prevent a pulse parameter from changing until the entire value is written, the order of the write operations is important. The internal logic is configured to only accept the change when the high-order bits are written. Therefore, the application software must write the low bits first, then the middle bits, and lastly the high bits. |
| Rubidium Oscillator Communication | The UART Data Register is used to communicate with the Rubidium oscillator. Data written to the register is serially transmitted to the X72 oscillator. Serial data received from the X72 is converted into 8-bit data bytes and stored in a FIFO to be read by the user. The FIFO can store approximately 512 bytes. Use the Datum Serial Interface Protocol in the X72 Designer's Reference for command details. |
| Data Format | |
| Run Mode Data Format (Customer Mode) | X72 outputs are all decimal DATA as "ASCII Coded Hex" except for echoed characters. The following example shows how data are encoded. Do not convert data to decimal when transmitting to the X72. All data are sent to the X72 and received back as "ASCII Coded Hex". The following example shows how data are encoded. |
| | is not permitted in "Run Mode". Data sent to the ould not be encoded. |

Data sent to the X72 in run mode should not be encoded.

Example of output from unit. Example 1 (actual unit output) Example of output from X72 after power applied to the unit.

X72 by Symmetricom, Inc., Copyright 2001 SDCP Version 3.75 of 3/2001; Loader Version 2 Mode CNN1 Flag 0004 [822F]ok

Unit serial code is 0009AB001B-h, current tuning state is 6 Crystal: 6000000hz, ACMOS: 10000000.0hz, Sine: 10000000.0hz Ctl Reg: 029C, Res temp off: -1.5410, Lamp Temp off: -2.1142 FC:Enabled Srvc: high

Enter Run Mode FC Mode is enabled f>

The following print out is an example of the response one gets by entering the letter "i" to get serial number and other facts of *"information*" on the X72:

r>i

X 7 2 by Symmetricom, Inc., Copyright 2004 SDCP Version 5.02 of 4/2004; Loader Version 2 Mode CN1B Flag 0005

Unit serial code is 0009AB0018-h current tuning state is 6 Crystal: 3938700hz, ACMOS: 989680.00000000hz, Sine: 989680.0000000hz Ctl Reg: 0204, Res temp off: BFC53F7D, lamp temp. off: c003B7E9, FC: enabled, Srvc: low The following print out is an example of entering the letter "h" to get the *"help menu*" from the X72:

```
r>h
a: Set FC Mode
g: Setting the Lock Pin Functionality
f: Adjust DDS Frequency (delta e-11)
i: Info (show program info)
j: Display 1pps Delta Reg
k: Set 1pps TIC
1: Set Service Pin Sense
o: Set ACMOS Output Frequency 'N'
p: Display Control Reg
q: Set Control Reg
t: Dave Tuning Data
w: Display Health Data
x: Exit Run Mode
y: Setting the Damping Factor and Tau Coefficients
r>
```

The following print out shows the response to the command for "w" for X72 "*Health Data*" (wellness):

```
r>w
AData:
  SCont: 6012
  SerNum: 18C
  PwrHrs: 18A
  PwrTicks: 11A6848
  LHHrs: 17E
  LHTicks: 83DBD0
  RHHrs: 17E
  RHTicks: 83D2E3
 dMP17: 41883621
 dMP5: 40A158E9
  dHtrVolt: 41381AF5
  PLmp: 3FAA43C6
  PRes: 3FA10F45
  dLVthermC: 39500000
  dRVthermC: B9DD8000
  dLVolt: 3F327288
  dMVoutC: 494005E0
  dTempLo: 0000000
  dTempHi: 42928000
  dVoltLo: 4134DC6A
  dVoltHi: 41C1CA16
  iFpgaCtl: 029E
  dCurTemp: 42690000
  dLVoutC: 3E25B538
  dRVoutC: 3E19A67E
  dmv2 demAvg: 3F337D72
```

The following print out shows how entering letter "a" followed by an integer sets the "*enable/disable*" feature of FC mode. Integer zero followed by <cr> disables FC mode and any nonzero integer followed by <cr> enables the FC mode.

```
r>a
<nonzero integer-><cr>
FC mode enabled
r>a
o<cr>
FC mode disabled
```

The following print out shows the "*control register*" contents by entering the letter "p":

```
r>p
Control Reg: 029E
```

X72 1PPS Functions

The X72 can be configured to:

- Generate a rubidium controlled 1PPS signal.
- Measure the difference between an incoming 1PPS signal and the X72 1PPS
- Synchronize X72's frequency and 1PPS output to the incoming 1PPS and provide very long holdover times.

When an externally generated 1PPS signal is applied to pin 19 of the J1 26 pin connector on a properly configured X72 the unit can provide the time interval error difference between the 1PPS input and the 1PPS generated inside of the X72. The difference is read via the RS232 communications "j" command. The "j" command displays the difference between the 1PPS input and the 1PPS generated internally by the X72. The "j" command produces a number representing the number of TICS in a delta register. If the X72 has a 60MHz crystal, each TIC is 16.7ns (1.67E-8). Note that this number is in hex format.

X72 1PPS Algorithm There are two parameters that can be modified by the user for 1PPS Operation synchronization using the "y" command – Damping Factor and Tau. Damping factor – determines the relative response time and ringing in response to each step. Values should be between 0.25 and 4. Values less than 0.25 will default to 0.25 while values over 4 will default to 4. Tau (or time constant) – expressed in seconds and determines the time constant of the PLL for following a step in phase for the reference. The range of Tau is 5-100,000 seconds. Values outside this range will cause both the Damping Factor and Tau to change to the factory default settings. **Factory Default:** The factory default requires no inputs to the rubidium oscillator from the user. The default value for Damping Factor is 1 and the default Tau is 400. These values are a good starting point and will work well for most GPS applications.

Changing the "y" Coefficients

- At the "r>" prompt, press the y key, then the 1 key, then press Enter. (the 1 indicates that you wish to input the Damping Factor.).
- Input a value between 0.25 and 4 and then press Enter.
- At the "r>" prompt, press the y key, then press the 2 key, then press Enter. (the 2 indicates that you wish to input the Time Constant).
- Input a value between 5 and 100,000 and then press Enter.
- At the "r>" prompt, press the z key. This saves the 1PPS configuration data to non-volatile memory. If the y coefficients are not saved with the z command, the X72 will revert to the previously saved configuration upon restart. The X72 will respond with the following output.

r>z
Saving Tdata 2, serial number xx
1PPS Coefs saved

The "y" Coefficients – Factory Default If the factory default values of Damping Factor = 1 and Tau = 400 are acceptable for your application, no modifications to the y coefficients are required. The X72 1PPS disciplining is enabled at the factory allowing the unit to work right out of the box. If the user wishes to return the y coefficients to the factory defaults, enter the value 0 for both the Damping Factor and Tau in the process described above. This will cause the X72 to operate at the factory default Damping Factor of 1 and Tau of 400.

The "j" Command The j key can be pressed at any time to return the current value in hex format from the Delta Register as well as the 1PPS state (See the following Table 4-3). The output format will appear similar to the following:

```
r>j
Delta Reg: 39386F5 1ppsState:6
```

Table 4-3, 1PPS States Returned with the j Command

| Description | Expected Values | Action Being Performed | |
|------------------|-----------------|---|--|
| INITIALIZE0STATE | 0 | Start up initialization | |
| INITIALIZE1STATE | 1 | Start up initialization | |
| INITIALIZE2STATE | 2 | Start up initialization | |
| HOLDOVERSTATE | 3 | Seeking useable 1PPS | |
| JAMSYNC1STATE | 4 | Synch X72 output 1PPS to input | |
| JAMSYNC2STATE | 5 | Synch X72 output 1PPS to input | |
| DISCIPLINESTATE | 6 | Keep X72 output 1PPS aligned to input by controlling X72 frequency. | |
| PIDCALCSTATE | 7 | Calculations for disciplining algorithm. | |
| PDATEDDSSTATE | 8 | Update X72 DDS based on PIDCALSTATE output. | |
| ALCSLOPESTATE | 9 | Calculate slope of incoming 1PPS vs. X72 1PPS during holdover. | |

The "g" Command With the "g" command the user can change the X72 to operate in any of three modes which affect the output of the Lock Pin (pin 21). Note that this 1PPS mode can be changed by the user but cannot be saved. If power is cycled to the unit, it will revert to the factory default. The modes are:

- 0 = 1PPS Disciplining Disabled Normal Rb Lock Pin functionality. Only the Rb loop needs to be locked to indicate a locked condition on pin 21.
- 1 = 1PPS Disciplining Enabled Normal Lock Pin functionality. Only the Rb loop needs to be locked to indicate a locked condition on pin 21.
- 2 = 1PPS Disciplining Enabled Requires both Rb loop to be locked AND 1PPS synchronization lock to indicate a locked condition on pin 21.

Notes:

- 1. These numbers are in Hex format.
- 2. 1ppsStates: 0-2 Initialize; 3, 9 Holdover; 6-8 Disciplining
- When connecting to a GPS receiver, the factory default mode is recommended. Start with y1 = 1 (DF) and Y2 = 400 TC in seconds). These values work well for most GPS receivers.
- 4. Use "z" command to save your settings.
- 5. X72 Rubidium system will lock approx. 5 minutes after startup.
- 6. X72 initial frequency must be less than +/- 3PPB for 1PPS to lock.
- 7. Initial 1PPS lock will occur between 3-5 minutes after both lock and valid 1PPS are present.
- 8. Confirm the firmware version by issuing the "i" command.
- 9. xx is a value returned which is the hex equivalent of the number of times the table has been written to . Tdata can be either 1 or 2.

Calibration

The X72 is designed to stay within 5E-8 for 20 years without calibration. At the end of this period, the X72 should be returned to the factory for service.

Floating PointThe host PC must convert Floating Point numbers output by the X72 to
the host's own floating point using the definition shown in Table 4-4.
Likewise, the host's floating point numbers must be converted to X72
coding before being sent to the X72.

Table 4-4, Floating Point Number Representation for DSIP

Floating Point Format – Single Precision

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|----|-------|-----|-----|-----|-----|----|----|-----|-----|-----|-----|-----|-----|-----|-----|
| S | E7 | E6 | E5 | E4 | E3 | E2 | E1 | E0 | M22 | M21 | M20 | M19 | M18 | M17 | M16 |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| M1 | 5 M14 | M13 | M12 | M11 | M10 | M9 | M8 | M7_ | M6 | M5 | M4 | M3 | M2 | M1 | M0 |

Single precision floating point format is a 32-bit format, consisting of a 1-bit sign field, an 8 bit exponent field, and a 23-bit mantissa field. The fields are defined as follows:

Sign <S>: 0 = positive values; 1 = negative value

Exponent <E7-E0>: offset binary format

00 = special cases (i.e. zero)

01 = exponent value + 127 = -126

FE = exponent value + 127 = +127

FF = special cases (not implemented)

Mantissa <M22-M0>: fractional magnitude format with implied 1

1.M22M21...M1M0 Range: -1.9999998 e+127 to -1.0000000 e-126 +1.0000000 e-126 to + 1.9999998 e+127 (where e represents 2 to the power of)

| USER OUTPUT TO X72 | | RESPONSE TO HOST | NAME & DESCRIPTION OF COMMAND |
|--------------------|---|---------------------|---|
| Command | Data | | |
| а | Set FC mode Example: a <zero non<br="" or="">zero intger> <cr></cr></zero> | To be Specified | Set Analog Frequency Control Mode This command toggles the analog input pin to the unit "Freq Cntl" between enable and disable. In Factory mode the default is enabled. During factory test the default is set to disable for shipping unless the customer ordered the default to be set enabled. |
| f | Desired frequency change from free running center frequency in parts to E-11 Example: for a +100E-11 change:"100 <cr>" Example: for a -100E-11 change "- 100<cr>"</cr></cr> | To be Specified | Adjust Frequency Adjust Unit output frequency. Used to discipline the unit. The smallest incremental frequency change is 2E- 12 (or "f.2"). Any value less than this will still be used. No illegal values. Unit always powers up at free running factory set frequency. This command is always relative to the free running frequency. |
| h | None | To be Specified | HELP command Displays menu. |
| i | None | To be Specified | Outputs Unit information. While dumping data, Clock outputs are not guaranteed to meet specifications during the use of this command. |
| 0 | N (example of command and data to give 10MHz for a VCXO of 60MHz is: "o3" | To be Specified | Loads the value of N to set the ACMOS output frequency. N is 1 to 65536. Output FACMOS is equal to crystal frequency divided by 2N. For values outside range, unit sends an illegal notice. E uses the previous valid setting. |
| p | None | To be Specified | Displays Control Register |
| q | Hex data to set or reset bits in the Control Register immediately follows the command (example "q3A") | To be Specified | Set Control Register Allows enabling or disabling of outputs. |
| w | None | To be Specified | Displays Health Monitor data |

NOTE: To save changes to default settings for next power up: Enter "t" command followed by "5987717" <cr> to save.

The output control status register (OSR) bit structure, control features and controlling factors are defined as shown below.

Table 4-6, X72 Output Control Status Register Structure

| Bit # | Control | Description | Controller |
|--------|-------------------------|----------------------------|--|
| 0.* | Lamp Switch Power | | Controlled by firmware – Automated |
| | Boost | 1 = Lamp Switch is on | Function |
| | -internal unit function | | |
| 1.* | BIST Output | 0 = Unit is locked | Controlled by firmware – Automated |
| | | 1 = Unit is not locked | Function |
| 2. | FXO Enable | 0 = Enable FXO output | Default is set at Factory. |
| | | 1 = Disable FXO output | |
| 3. | 1PPS Output Enable | 0 = Enables 1PPS Output | Default is set to 1pps enabled at Factory |
| | | 1 = Disables 1PPS Output | Configuration. |
| 4. | ACMOS Output Enable | 0 = Enable Output | Default is set to ACMOS enabled at Factory |
| | | 1 = Disables Output | Configuration. |
| 5. | 5. C-field Boost | 0 = Low C-field | Controlled by firmware – Automated |
| | | 1 = High C-field | Function |
| 6. | SINE Output Enable | 0 = Enables Output to | Default is set to sine output enabled at |
| | | 40% of max output | Factory Configuration. SINE enable will not provide an output. |
| | | 1 = Disables Output | |
| 7. | SINE Output Level | 0 = Zero Level | Controlled by firmware – set at factory |
| | Adjust 1 | 1 = Adds 30% of max Output | |
| 8. | SINE Output Level | 0 = Zero Level | Controlled by firmware – set at factory |
| | Adjust 2 | 1 = Adds 20% of max Output | |
| 9. | SINE Output Level | 0 = Zero Level | Controlled by firmware – set at factory |
| | Adjust 3 | 1 = Adds 10% of max Output | |
| 10. | SERVICE | 0 = Unit is OK | Controlled by firmware – Automated |
| | | 1 = Unit requires Service | Function |
| 11-15. | Reserved - Not Used | | |

*When altering the Control Register these bits are masked out by firmware, the Host will consider these bits as "DON"T CARE".

Interrupts

The M212 supports Type A and Type C interrupts as specified in the Mmodule specification. A Type A interrupt releases the interrupt request only after the pending interrupt is cleared by software (software-end-ofinterrupt (i.e., RORA)). A Type C interrupt releases the interrupt request during the interrupt acknowledge cycle (hardware-end-ofinterrupt with vector (i.e., ROAK)) Type C interrupts provide an interrupt vector during an interrupt acknowledge cycle. Use the IT bit in the Interrupt Control Register to configure the desired type of interrupt.

NOTE: For any interrupt to occur, the MIEN bit in the Interrupt Control Register must be set to a one.

For an interrupt to occur, the desired interrupt source must be enabled (SIEN, LIEN or UIEN) and the master interrupt enable (MIEN) must be enabled in the Interrupt Control Register. For Type C interrupts, the interrupt vector is equal to the lower byte of the interrupt control register.

NOTE: When using Type C interrupts, the MIEN bit is cleared during the interrupt acknowledge cycle. It must be re-enabled to receive another interrupt.

ID PPROM

The ID PROM is a serial device and accessing it involves writing and reading a register in a sequential manner to acquire data. **Figure 4-7** provides a general description of the code sequence necessary to read the information from the PROM. The PROM is a standard IC 9603 type PROM. For specific timing information refer to the 9603 or compatible PROM data sheet.

```
/*-----*/
int read idword (unsigned short id addr, unsigned short *value) {
 addr = 0xFE:
                                          /* M/MA address for IDPROM */
                          /* M/MA duttess for IDINO. ,
/* 80 is the read opcode for the PROM */
 id_addr = 0x80 | id_addr;
 write_eebyte (addr, id_addr);
                                 /* returns first byte of IDPROM */
/* upper byte of sync code word */
 read_eebyte (addr,&rdval);
 tmpval = rdval << 8;</pre>
                                  /* returns first byte of IDPROM */
 read eebyte (addr,&rdval);
 tmpval = tmpval | rdval;
                                  /* combine bytes of sync code */
 *value = tmpval;
 write word(addr, 0x0000);
                                   /* lower cs */
 return:
}
/*------//
int write_eebyte (unsigned long addr, unsigned short value){
 write_eebit(addr, 0x0001);
 temp = value;
 for (i=0;i<=7;i++) {
   write_eebit(addr, ((temp & 0x80)>>7));
   temp = (temp << 1);
 }
return;
/*_____*/
int write eebit (unsigned long addr, unsigned short value) {
 write_word(addr, temp);
 Delay(.000005);
 temp = (0x0006 | (value & 0x0001)); /* set data bit & clock */
 write_word(addr, temp);
 Delay(.000005);
 return;
/*_____*/
int read_eebyte (unsigned short addr, unsigned short *value) {
 for (i=7;i>=0;i=i-1) {
  read_eebit (addr, &rdval);
   temp = temp | ((rdval&0x01) << i);</pre>
 }
 *value = temp;
 return;
/*-----
                    */
int read_eebit (unsigned short addr, unsigned short *value){
 write_word(addr, 0x4); /* lower clock bit */
 Delay(.000005);
 write_word(addr, 0x6);
                                 /* raise clock bit */
 Delay(.000005);
 read word (addr, value);
 return;
/*-----
                      *****
 NOTE: 1. write_word and read_word are low level memory access routines.
      2. NOT actual code and should be treated as a modeling tool only.
```

Figure 4-7, ID PROM Access Routine

Chapter 5 M1708

General Description

The M1708 is a dual clock distribution amplifier housed in a standard single wide register based VXI M module. The module will accept one 10 MHz square wave signal and/or one 10 MHz sine wave input. The 10 MHz square wave signal is distributed to 8 outputs on a high density 15 pin D-Sub connector. The 10 MHz sine wave signal is distributed to two SMB connectors on the front panel. The module can be monitored through the register based interface. The M module interface is compliant with ANSI/VITA standard 12-1996.



Figure 5-1, M1708 Front panel




Figure 5-2, M1708 PWA component side

Interfacing to the M1708

Accessing the Module

EEPROM Identification

This module supports the M-Module serial EEPROM identification function at address 0x80:

| Word | Description | Value (hex) |
|-------|-------------------------------------|-------------|
| 0 | Sync Code | 5346 |
| 1 | Module Number | 06AC |
| 2 | Revision Number ¹ | 0000 |
| 3 | Module Characteristics ² | 1800 |
| 4-7 | Reserved | 0000 |
| 8 | M-Module Specific | 5757 |
| 9 | M-Module Specific | 572E |
| 10 | M-Module Specific | 5459 |
| 11 | M-Module Specific | 4D49 |
| 12 | M-Module Specific | 4E47 |
| 13 | M-Module Specific | 2E43 |
| 14 | M-Module Specific | 4F4D |
| 15 | M-Module Specific | 2020 |
| 16 | VXI Sync Code | ACBA |
| 17 | Racal VXI Code | 0FFB |
| 18 | VXI Device Type ³ | F6AC |
| 19-31 | Reserved | 0000 |
| 32-63 | M-Module Specific | (not used) |

Notes:

1) The Revision Number is the functional revision level of the module. It does not necessarily correspond to the hardware assembly level.

- 2) The Module Characteristics bit definitions are:
 - Bit(s) Description
 - 15 0 = no burst access
 - 14/13 unused
 - 12 1 = module needs $\pm 12V$
 - 11 1 = module needs +5V
 - 10 0 = trigger outputs not supported
 - 9 0 = trigger inputs not supported
 - 8/7 00 = no DMA requestor
 - 6/5 00 = no interrupter
 - 4/3 00 = 8-bit data
 - 2/1 00 = 8-bit address bus
 - 0 = no memory access
- 3) The VXI Device Type word contains the following information:
 - Bit(s) Description
 - $\overline{15-12}$ $\overline{F_{16}} = 256$ bytes of required memory
 - 11-0 6AC₁₆ = RACAL INSTRUMENTS specified VXI model code for 1708

| Address Decoding | Address A7 is the only decoded address bit. |
|------------------|--|
| | Address:0x00 is reflected up to address 0x7f |
| | Address:0x80 is reflected up to address 0xff |
| | Address 0x00 reads the latched status of the 10MHz Square Wave TTL Outputs. |
| | The latched outputs are cleared at the end of each read. To obtain the current state of the output, read the port to get any failures since the last read. Read again to get any current failures. |
| | Bits7:0 correspond to TTL outputs 8:1 where a 1 in a bit position indicates a failure and a 0 indicates no failure. |
| | Address 0x80 controls the serial EEPROM and contains the latched output status of the 10MHz sine wave. The output status is reported as fault if the output level is less than approximately 2 dBm. |
| | The latched outputs are cleared at the end of each read. To obtain the current state of the output read the port to get any failures since the last read. Read again to get any current failures. |
| | Bits7:3 - not used read 0 |
| | Bit2 - Out2 Status 1=fault, 0=good |
| | Bit1 - Out1 Status 1=fault, 0=good |
| | Bit0 - Serial EEPROM Data - ignore |
| Connectors | Refer to Appendix D for connector and pin assignments. |

Specifications

Electrical Specifications

| ltem | Specification |
|--------------------------------|--|
| Module Current | +5 V: 0.01 A |
| | +12 V: 0 A |
| | -12 V: 0 A |
| | +24 V: 0 A |
| | -24 V: 0 A |
| | -5.2 V: 0 A |
| | -2 V: 0 A |
| TTL Signal Inputs | Impedance: 50 Ω / Nominal input 3 V peak, 5 V Maximum |
| Connectors | Input : 2 MMCX Female |
| | Output : 2 SMB Female, 1 high density DB15 Female |
| | Standard M module carrier board connector, A8/D16 Register-based M-Module Circuitry |
| Sine wave output parameters | Gain : 3.5 dB |
| | Level : Maximum 15dBm into 50 Ω |
| | Isolation between outputs : > 90 dB |
| TTL output parameters | Rise and Fall times < 3.0 ns |
| | Skew (channel to channel) : < 500 ps |
| | Jitter : < 50 ps rms |
| | High level : 3 V minimum into 50 Ω |
| | Isolation between outputs : > 80 dB |
| Spectral Purity (sine outputs) | Harmonics : < -40dBc |
| | Spurious : < -80 dBc |
| Phase Noise | 10 Hz offset : -90 dBc/Hz |
| | 100 Hz offset : -128 dBc/Hz |
| | 1 kHz offset : -140 dBc/Hz |
| | 10 kHz offset : -147 dBc/Hz |

Environment Specifications

| ltem | Temperature | Relative Humidity | Altitude |
|----------------|---------------|-------------------------------|------------------------------|
| In Use | 0°C to 50°C | 0% to 90% (non-condensing) | 3,000 meters (9,843 feet) |
| Storage | -40°C to 70°C | 0% to 90% (non-condensing) | |
| Transportation | -40°C to 70°C | 0% to 90% (non-condensing) | |

Physical Specifications

| Item | Specification |
|--------|--------------------------------|
| Width | Standard single width M module |
| Height | Standard single width M module |
| Depth | Standard single width M module |
| Weight | Approximately 0.2 kg |

| General Description | The M210 provides distribution of clock signals to other devices. The module accepts two analog input signals and provides TTL and ECL distribution. The input signals are passed through high speed comparators that convert the analog level to a digital signal. The digital signals are individually buffered to provide the TTL and ECL outputs. |
|--------------------------------|---|
| | The module is physically implemented on a double-wide M-Module adhering to the ANSI/VITA 12-1996 specification for M-Modules. |
| Purpose of Equipment | The M210 can be used in a wide variety of applications including functional verification of digital systems, signal simulation, design verification, and research and development that require the distribution of clock and timing signals. |
| Specifications of Equipment | |
| Key Features | Two Input Channels 100MHz Maximum Frequency Each input channel supports 1 ECL output and 4 TTL outputs Input A or B can be configured to support 8 TTL outputs ¹ Input High and Low levels are individually programmed for each input Trigger input with software programmable threshold Non-volatile potentiometers retain setting when power is off Switch settings allow full operation at factory set levels (no software programming required) M-Triggers supported (source for input channels or trigger output) |

¹ Input A or B can drive either four TTL outputs or all eight TTL outputs. If Input A is configured to drive eight TTL outputs, then Input B drives no TTL outputs and vice versa. The ECL output of each input signal is not affected.

Specifications

MAXIMUM RATINGS

| Parameter | Condition | Rating | Units |
|-------------------------------------|----------------|------------|-------|
| Operating Temperature | | 0 to +50 | °C |
| Non-Operating Temperature | | -40 to +70 | °C |
| Humidity | non-condensing | 5 to 95 | % |
| Power Consumption (power is | +5V | 1200 | mA |
| shared by both M-module connectors) | +12V | 50 | mA |
| | -12V | 400 | mA |
| Input Voltage (INA, INB, TRIGIN) | no damage | ±10 | Vrms |

AC CHARACTERISTICS

| Parameter | Conditions | Min | Limit. Typ. | Max | Units |
|--|--|------|----------------|-------|----------|
| Common Input Characteristics | | | | ax | 0, |
| Voltage Range | | -5.0 | | +5.0 | |
| Input Impedance | Switch = 50Ω | 48 | 50 | 52 | - · Ω |
| | Switch = $Hi-Z$ | 10K | 10.3K | 10.6K | Ω |
| Level Adjust Resolution | 8 bit | | 39 | | mV |
| Threshold Level | Input Impedance = 50Ω | +7% | + 150mV | | % + mV |
| Accuracy | Input Impedance = Hi-Z | | + 150mV | | % + mV |
| Frequency | Input Impedance = 50Ω | 0 | | 100 | MHz |
| | Input Impedance = Hi-Z | 0 | | 50 | MHz |
| Width | | 3 | | | ns |
| INA/INB Input Characteristics | | | | | |
| High Threshold Level Range ¹ | Software programmable | -5.0 | | +5.0 | V |
| Low Threshold Level Range ¹ | Software programmable | -5.0 | | +5.0 | V |
| Fixed Factory Default | High Level | | +2.15 | | V |
| Levels | Low Level | | +1.85 | | V |
| Trigger Input Characteristics | | | | | |
| Input Threshold | Software programmable | -5.0 | | +5.0 | V |
| Fixed Factory Default Level | | | +2.0 | | V |
| TTL Output Characteristics | | | | | |
| Impedance ² | | | 12.5 | | Ω |
| Output Levels | Load = 50Ω , V_{OL} | | | 0.5 | V |
| | V _{OH} | 3.0 | | | V |
| Propagation Delay | INA or INB to TTLOUT | | 14 | 21 | ns |
| | MTRIG to TTLOUT | | 24 | 30 | ns |
| ECL Output Characteristics | | | | | |
| Туре | 10K Series ECL | | | | |
| Termination | 499Ω pull downs (-5.2V) on both lines | | | | |
| Propagation Delay | INA or INB to ECLOUT | | 5 | 7 | ns |
| | MTRIG to ECLOUT | | 14 | 21 | ns |
| Trigger Output Characteristics | | | | | |
| Impedance | | | 50 | | Ω |
| Output Levels | Load = 50Ω , V _{OL} | | | 0.4 | V |
| | V _{OH} | 2.5 | | | V |
| Width | | 3 | | x | ns |
| Propagation Delay | TRIGIN to TRGOUT | | 14 | 21 | ns |
| Skew | between TRGOUT1 and TRGOUT2 | | | 1.0 | ns |

Notes:

The high level must be higher than the low level for proper operation. Four output drivers with 50Ω source impedance each are used in parallel

^{1.} 2.

| Bus compliance The module complies with the ANSI/VITA 12-1996 Specification for double-wide M-Modules and the MA-Module trigger signal extension. The module also supports the optional IDENT and VXI-IDENT functions. Module Type: MA-Module Addressing: A08 Data: D16 Interrupts: not supported DMA: not supported Triggers: not supported |
|--|
| Addressing:A08Data:D16Interrupts:not supportedDMA:not supported |
| Data: D16 Interrupts: not supported DMA: not supported |
| Interrupts: not supported DMA: not supported |
| DMA: not supported |
| |
| Triggers: |
| mggers. not supported |
| Identification: IDENT and VXI-IDENT |
| Manufacturer ID: 0FC1 ₁₆ |
| Model Number: 00D2 ₁₆ (210 dec.) |
| |

Applicable Documents

ANSI/VITA 12-1996 Standard for The Mezzanine Concept M-Module Specification, Approved May 20, 1997, American National Standards Institute and VMEbus International Trade Association, 7825 E. Gelding Dr. Suite 104, Scottsdale, AZ 85260-3415, http://www.vita.com

Functional Description

Overview

The M210 uses high speed comparator and ECL logic to provide low propagation delay signal distribution of two input signals. Each input signal is buffered and distributed to TTL and ECL outputs. A TRGIN function provides limited distribution for a third input. The module can be configured to handle a variety of input signals. A simplified block diagram is shown in **Figure 6-1**.




Figure 6-1, Functional Block Diagram

| M-Module Interface | The M-Module Interface allows communication between the M210 and the carrier module. The interface is an asynchronous 16-bit data bus. The interface adheres to the ANSI/VITA 12-1996 Standard for The Mezzanine Concept M-Module Specification for MA modules. The interface also permits the mapping of M-module triggers as sources for the two standard inputs or as a destination for the TRGIN input signal. |
|--------------------|---|
| Input Comparators | Input comparators provide high speed analog to digital conversion with programmable high and low levels. The comparators are configured to provide a hysteresis window for the input signal. As an input signal transitions from low to high, it must exceed the high threshold level to produce a high at the window comparator output. As an input signal transitions from high to low, it must fall below the low threshold level to produce a low at the window comparator output. |
| | The comparator threshold levels can be either programmable or set to a factory default value. A hardware configuration switch provides this selection. The programmable threshold levels are set by programming a group of digitally programmable potentiometers. These potentiometers are non-volatile so they retain their setting even when power to the module is off. |
| | The source of the input comparators is switch selectable as either the front panel input connectors or the internal M-module trigger lines. Input impedance is also switch selectable as either 50 Ohms or HI-Z. |
| TTL Drivers | Eight TTL outputs provide TTL compatible signal distribution of the input signals. Each input can be distributed to four TTL outputs or the module can be configured to distribute a single input to all eight TTL outputs. |
| | Each TTL output consists of four output buffers in parallel. The output source impedance of each individual driver is 50Ω , thus providing an overall output source impedance of 12.5Ω that can drive TTL compatible logic levels into a 50Ω load. |
| ECL Drivers | Two ECL outputs provide ECL compatible signal distribution of the inputs. The source (INA or INB) of the ECL signals can be selected for each ECL output. The differential ECL outputs are terminated through 499Ω resistors to -5.2V. |

Trigger Input Comparator and Distribution

The TRGIN function provides limited distribution for a third input. The TRGIN signal is distributed to two TRGOUT connectors (internal PCB mounted) and can programmatically be distributed to the M-Module trigger lines. The input comparator logic is similar to the standard inputs, however a hysteresis window in not provided. Instead, a single threshold level can be programmed or set to a factory default level as selected by a hardware configuration switch.

Hardware Configuration

The M210 contains a variety switches that select the various configurations of the module including: input impedance of the inputs, the output configuration of the inputs, the threshold levels of inputs, and the source of the inputs. The switches are only accessible with the module removed from the carrier and are located as shown in **Figure 6-2**.




Figure 6-2, M210 Hardware Configuration Switches

| INA IMP Switch | This switch selects the input impedance of the input A signal to be 50Ω or high impedance (~ $10K\Omega$). |
|------------------|--|
| INB IMP Switch | This switch selects the input impedance of the input B signal to be 50Ω or high impedance (~ $10K\Omega$). |
| TRG IMP_Switch | This switch selects the input impedance of the trigger input signal to be 50Ω or high impedance (~10K Ω). |
| INA SRC Switch | This switch selects whether the INA signal come from the internal M-module trigger input or from the external front panel connector. |
| INB SRC Switch | This switch selects whether the INB signal come from the internal M-module trigger input or from the external front panel connector. |
| INA LEVEL Switch | This switch selects whether the input A threshold levels are software programmable or set to the fixed factory default levels of high = $+2.15V$, low = $+1.85V$ (no programming required). |
| INB LEVEL Switch | This switch selects whether the input B threshold levels are software programmable or set to the fixed factory default levels of high = +2.15V, low = +1.85V (no programming required). |
| TRG LEVEL Switch | This switch selects whether the trigger input threshold level is software programmable or set to the fixed factory default level of +2.00V (no programming required). |
| ECL1 Switch | This switch selects whether the ECL1 signals are from INA or INB. |
| ECL2 Switch | This switch selects whether the ECL2 signals are from INA or INB. |
| OUT CFG Switch | These switches configure the source of the TTL outputs and select the operational mode of the logic. |

| | OUT CFG Switch |
|------------------------------------|----------------|
| TTL Output 1-4 | A |
| Input A Drives Outputs (Normal) | OFF |
| Input B Drives Outputs | ON |

| | OUT CFG Switch |
|------------------------------------|----------------|
| TTL Output 5-8 | В |
| Input B Drives Outputs (Normal) | OFF |
| Input A Drives Outputs | ON |

| | OUT CFG Switch |
|------------------|----------------|
| Operational Mode | D |
| Normal | OFF |
| Special Mode | ON |

Note: Switch C is not used.

| INPUT/OUTPUT Signals | The front panel input/output signals are as shown in Figure 5-1 and are briefly described below. MMCX jack receptacles are used for the TRG, INB, INA, and TTLOUT signals and a 9-pin DSUB plug provides connection to the ECLOUT1 and ECLOUT 2 signals. In addition to the front panel connectors, MMCX connectors are provided on the internal side of the PCB for the INA, INB, TRG, TRGOUT1, and TRGOUT2 signals. These connectors facilitate integration with other M-modules. Cable access is provided through a notch on one side the board (See Figure 6-3). |
|---------------------------|---|
| ECLOUT1 + and ECLOUT1+ | These signal contacts are the ECL output positive signals. |
| ECLOUT2 - and ECLOUT2- | These signal contacts are the ECL output negative signals. |
| ECLOUT1G and ECLOUT2G | These signal contacts are the ECL output ground signals. |
| <u>TRG</u> | This MMCX connector is the TRGIN signal input. TRGIN can be input through this connector or through the internal PCB MMCX connector. |

| <u>INB</u> | This MMCX connector is the INB signal. INB can be input through this connector or through the internal PCB MMCX connector. |
|---------------------|--|
| <u>INA</u> | This MMCX connector is the INA signal. INA can be input through this connector or through the internal PCB MMCX connector. |
| TTLOUT1-8 | These MMCX connectors are the TTL output signals. |
| TRGOUT1 and TRGOUT2 | These internal PCB mounted MMCX connectors are the distributed TRGOUT signals. |




Figure 6-3, M210 Front Panel


Identification and Configuration Registers

I/O Registers

There are a variety of registers used to configure and control the M210 module. These registers are located in the IOSpace. The address map of the registers is shown in **Table 6-1**. Details of the registers are provided in **Figure 6-4**.

Table 6-1, I/O Address Map/Command Summary

| IO REG. (HEX) | REGISTER DESCRIPTION |
|------------------|---------------------------------|
| 00 | Configuration |
| 02 | Input A Threshold Level Control |
| 04 | Input B Threshold Level Control |
| 06 | Trigger Threshold Level Control |



Note: The INA SRCA and/or INB SRC switches must be configured to INT to use the M-Triggers as inputs.

| M210 Input A Threshold Level Control | | | | | | | | | | | | | | | | |
|--------------------------------------|----|----|----|----|----|----|---|---|---|---|---|---|------|---|-----|------|
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Write | | | | | | | | | | | | | SELA | - | DIA | CLKA |
| Read | | | | | | | | | | | | | SELA | - | DIA | CLKA |

SELA ⇒ Select Input A Threshold Level potentiometer (1 = active, 0 = inactive)

Notes:

1. These bits directly control the 3-wire serial interface to the potentiometer. See Chapter 6 section Programming Threshold Levels for programming details. A programmed value $00_{16} = -5.0V$ and FF₁₆ = +5.0V. The resolution is 39mV per bit.

2. The INA LEVEL switch must be set to PRG for the programmed threshold to take affect.

| M210 Reg. 04 | | | | | | | | | | | | | | | | |
|-----------------|----|----|----|----|----|----|---|---|---|---|---|---|------|---|-----|------|
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Write | | | | | | | | | | | | | SELB | • | DIB | CLKB |
| Read | | | | | | | | | | | | | SELB | - | DIB | CLKB |

SELB \Rightarrow Select Input B Threshold Level potentiometer (1 = active, 0 = inactive)

CLKB ⇒ Clock signal to Input B Threshold Level potentiometer

Notes:

 These bits directly control the 3-wire serial interface to the potentiometer. See Chapter 6 section Programming Threshold Levels for programming details. A programmed value 00₁₆ = -5.0V and FF₁₆ = +5.0V. The resolution is 39mV per bit.

2. The INB LEVEL switch must be set to PRG for the programmed threshold to take affect.

Figure 6-4, M210 I/O Registers

| M210 Trigger Threshold Level Control | | | | | | | | | | | | | | | | |
|--------------------------------------|----|----|----|----|----|----|---|---|---|---|---|---|------|---|-----|------|
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Write | | | | | | | | | | | | | SELT | - | DIT | CLKT |
| Read | | | | | | | | | | | | | SELT | - | DIT | CLKT |

SELT \Rightarrow Select Trigger Threshold Level potentiometer (1 = active, 0 = inactive)

DIT ⇒ Data input signal to Trigger Threshold Level potentiometer

Notes:

1. These bits directly control the 3-wire serial interface to the potentiometer. See Chapter 6 section Programming Threshold Levels for programming details. A programmed value $00_{16} = -5.0V$ and FF₁₆ = +5.0V. The resolution is 39mV per bit.

2. The TRG LEVEL switch must be set to PRG for the programmed threshold to take affect.

Figure 6-4, M210 I/O Register (continued)

Module Identification

The M210 supports the identification function called IDENT. This IDENT function provides information about the module and is stored in a sixteen-word deep (32 byte) serial PROM. Access is accomplished with read/write operations on the last address in IOSpace (hex FE) and the data is read one bit at a time. Instructions for reading the IDENT PROM are given in Chapter 6 section ID PROM. Data can not be written to the PROM.

The module also supports the VXI-IDENT function. This function is <u>not</u> part of the approved ANSI/VITA 12-1996 standard. This extension to the M-module IDENT function increases the size of the PROM to 64 words and includes VXI compatible ID and Device Type Registers. Details are shown in **Table 6-2**.

| Word | Description | Value (hex) |
|-------|-------------------------------------|--------------------------|
| 0 | Sync Code | 5346 |
| 1 | Module Number | 00D2 (210 dec.) |
| 2 | Revision Number ¹ | 0000 |
| 3 | Module Characteristics ² | 1E68 |
| 4-7 | Reserved | 0000 |
| 8-15 | M-Module Specific | 0000 |
| 16 | VXI Sync Code | ACBA |
| 17 | VXI ID | 0FC1 (RACAL INSTRUMENTS) |
| 18 | VXI Device Type ³ | FFE1 (M210) |
| 19-31 | Reserved | 0000 |
| 32-63 | M-Module Specific | 0000 |

Table 6-2, M-Module PROM IDENT Words

Notes:

1) The Revision Number is the functional revision level of the module. It does not necessarily correspond to the hardware assembly level.

2) The Module Characteristics bit definitions are:

- Bit(s) Description
- 15 $\overline{0}$ = no burst access
- 14/13 unused
- 12 1 = needs ±12V
- 11 1 = needs +5V
- 10 1 = trigger outputs
- 9 1 = trigger inputs
- 8/7 00 = no DMA requestor
- 6/5 11 = interrupt type C
- 4/3 01 = 16-bit data
- 2/1 00 = 8-bit address
- 0 0 = no memory access
- 3) The VXI Device Type word contains the following information:
 - Bit(s) Description
 - 15-12 F₁₆ = 256 bytes of required memory
 - 11-0 FE1₁₆ = RACAL INSTRUMENTS specified VXI model code for M210


Operation The M210 is a register-based instrument that is controlled through the I/O registers. The module can also be operated without any software control, if the default input levels are acceptable (see Chapter 6 section Hardware Configuration for switch details). The exact method of accessing and addressing the I/O registers is dependent on the M-Module carrier used to interface the module to your data acquisition or test system. Refer to the carrier's documentation for information on the address mapping of an M-Module's I/O registers and to your system software documentation for details on data access.

Programming Threshold Levels Threshold Levels Threshold Levels Threshold Levels Threshold Levels Threshold Levels Control registers (Reg. 00 and 02). A programmed value $00_{16} = -5.0V$ and $FF_{16} = +5.0V$. The resolution is 39mV per bit. The CLKx and DIx bits directly control the serial bus signals connected to the digital potentiometer. The SELx bit must be set to 1 at least one write cycle before writing a 1 to the CLKx bit. The bits are written by sequentially writing to the control registers according to Figure 6-5.

Channel Input Programming:

| → Bits are written in this direction (Bit 0 is first bit written, Bit 16 is last bit written) | | | | | | | | | | | | | | | | | | |
|---|-----|---------------------------------|---|---|---|---|---|---|---|-------------------------------------|----|----|----|----|----|----|--|--|
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | | |
| X | MSB | Input X Low Threshold Level LSB | | | | | | | | MSB Input X High Threshold Level LS | | | | | | | | |

Trigger Input Programming:





ID PROM

Refer to Chapter 4 section M-Module Identification PROM for a description of the ID PROM's function and contents. Reading data from the ID PROM involves writing and reading a register in a sequential manner. Data cannot be written to the PROM. **Figure 6-6** provides a general description of the code sequence necessary to read the information from the PROM. The PROM is compatible with a standard IC 9603 type PROM. For specific timing information refer to the 9603 or compatible PROM data sheet.

```
/*-----*/
addr = 0xFE;
                            /* M/MA address is in the read opcode for the PROM */
 id addr = 0x80 | id addr;
 id_addr = Uxs0 | Id_addr,
write_prbyte (addr, id_addr);
read_prbyte (addr, &rdval);
                              /* returns first byte of IDPROM */
/* upper byte of sync code word */
/* returns first byte of IDPROM */
/* combine bytes of sync code */
 tmpval = rdval << 8;
 read_prbyte (addr.&rdval);
tmpval = tmpval | rdval;
 *value = tmpval;
 write_word(addr, 0x0000);
                                 /* lower cs */
 return:
/*-----
                */
int write_prbyte (unsigned long addr, unsigned short value) {
 temp = value;
 for (i=0,i<=7;i++) {
    write_prbit(addr, ((temp & 0x80)>>7));
  temp = (temp << 1);
 }
return;
}
int write_prbit (unsigned long addr, unsigned short value){
write word(addr, temp);
 Delay(.000005);
temp = (0x0006 | (value & 0x0001)); /* set data bit & clock */
 write_word(addr, temp);
 Delay(.000005);
 return;
/*-----*/
int read prbyte (unsigned short addr, unsigned short *value){
 for (i=7;i>=0;i=i-1){
  read_prbit (addr, &rdval);
   temp = temp | ((rdval&0x01) << i);</pre>
 *value = temp;
 return:
int read prbit (unsigned short addr, unsigned short *value){
 write word(addr, 0x4); /* lower clock bit */
 Delay(.000005);
 write_word(addr, 0x6);
                                /* raise clock bit */
 Delay(.000005);
 read word (addr, value);
 return;
´/ *_____
 NOTE: 1. write_word and read_word are low level memory access routines.
     2 NOT actual code and should be treated as a modeling tool only.
```

Figure 6-6, ID PROM Access Routine

This page was left intentionally blank.

| Chapter | 7 |
|---------|---|
| M171 | 4 |

| GENERAL DESCRIPTION | The M1714 provides 128 channels of digital I/O in a double-wide M-Module format adhering to the ANSI/VITA 12-1996 specification for M-Modules. This M-Module resides in a VX405C carrier for installation into a VXI chassis. |
|--------------------------------|---|
| Specifications of Equipment | Use the original packing material when returning the 3352 to EADS North America Defense Test and Services, Inc. for calibration or servicing. The original shipping container and associated packaging material will provide the necessary protection for safe reshipment. |
| | If the original packing material is unavailable, contact EADS North America Defense Test and Services, Inc. Customer Service for information. |
| Key Features | Digital I/O - TTL Compatible 128 channels broken up into 16 groups of 8 bits each Directional Programming - each group of 8 bits can be programmed as either an input or output. Four 68-pin VHDCI front panel connectors. 'Power', 'Activity' and 'BIST Fail' front panel indicators. Built-in Self Test (BIST) |
| Specifications | Digital I/O 5V Bus V _{IH} (V) 2.0 5.5 V _{IL} (V) -0.5 0.8 V _{OH} (V) 2.4 V _{OL} (V) 0.45 |

Channel-To-Channel skew 20 ns, Max, across all 128 pins

| | Drivers - | 74ACT244 with with 10K pull-up | a 22 ohm series connected to +5V |
|----------------|---|-----------------------------------|-------------------------------------|
| | Receivers - | 74ACT373 with | 820 ohm series resistor |
| | Shock | 15g, 11 ms, ½ s | ine wave |
| | Vibration | 0.33 mm. P-P, 5 | -55 Hz |
| | Temperature | Operating Non-operating | 0°C to +55°C -40°C to +75°C |
| | Relative Humidity | 85%, non-conde | ensing at < 30°C |
| | Altitude | Operating Non-operating | 10,000 feet 15,000 feet |
| | MTBF | 765,387 hours (l | MIL-HDBK-217E) |
| | Dimensions | double-wide M-N 5.837") | Module (4.183" X |
| Mechanical | The mechanical dimension with ANSI/VITA 12-1996 fo nominal dimensions are 5.3 | r double-wide M-N | |
| Bus Compliance | The module complies with for M-Modules. | the ANSI/VITA 1 | 2-1996 Specification |
| | | essing: | M-Module A08 D8 |
| | Interr DMA | • | not supported not supported |
| | Trigg | | not supported |
| | | | not supported |
| | Mode | el Number: | '9C'h |
| | Revis | sion Number: | '01'h |

Applicable Documents

Ordering

Information

ANSI/VITA 12-1996Standard for The Mezzanine Concept M-Module Specification, Approved May 20, 1997, American National Standards Institute and VMEbus International Trade Association, 7825 E. Gelding Dr. Suite 104, Scottsdale, AZ 85260-3415, www.vita.com

Listed below are part numbers for the M1714 Digital I/O M-Module.

| ITEM | DESCRIPTION | PART # |
|-------------------|----------------------------|--------|
| M1714 M-Module | 128 Channel Digital I/O | 405262 |
| Additional Manual | | 980900 |

FUNCTIONAL DESCRIPTION

Overview The M1714 utilizes control logic to interface the M-Module bus to a series of digital I/O ports. The

I/O ports are driven and received via four 68-pin connectors mounted on the front panel. A simplified block diagram is shown in **Figure 7-1**.





Figure 7-1, M1714 Block Diagram

| M-Module Interface | The M-Module Interface allows communication between the M1714 and the carrier module. The interface is an asynchronous 8-bit data bus. The interface adheres to the ANSI/VITA 12-1996 Standard for The Mezzanine Concept M-Module Specification for M modules. |
|-----------------------|--|
| Control Logic | The control logic provides the electrical interface between the M- module bus and the module. The control registers are contained within this logic. The control logic also monitors the PPS output and indicates when a valid 1PPS or 100PPS output signal is available (PPSACT). Status is directly is available through an M- module register and an interrupt can be generated on any change. |

Front Panel Connectors

The M1714 has four 68-pin front-panel connectors, labeled J200 and J203. See **Figure 7-2** for front panel connector locations. **Table 7-1** shows the signal assignments to connector pins.





| J200 | | | |
|------|-----|----|-----|
| 68 | GND | 34 | GND |
| 67 | 1D0 | 33 | GND |
| 66 | 1D1 | 32 | GND |
| 65 | 1D2 | 31 | GND |
| 64 | 1D3 | 30 | GND |
| 63 | 1D4 | 29 | GND |
| 62 | 1D5 | 28 | GND |
| 61 | 1D6 | 27 | GND |
| 60 | 1D7 | 26 | GND |
| 59 | 2D0 | 25 | GND |
| 58 | 2D1 | 24 | GND |
| 57 | 2D2 | 23 | GND |
| 56 | 2D3 | 22 | GND |
| 55 | 2D4 | 21 | GND |
| 54 | 2D5 | 20 | GND |
| 53 | 2D6 | 19 | GND |
| 52 | 2D7 | 18 | GND |
| 51 | 3D0 | 17 | GND |
| 50 | 3D1 | 16 | GND |
| 49 | 3D2 | 15 | GND |
| 48 | 3D3 | 14 | GND |
| 47 | 3D4 | 13 | GND |
| 46 | 3D5 | 12 | GND |
| 45 | 3D6 | 11 | GND |
| 44 | 3D7 | 10 | GND |
| 43 | 4D0 | 9 | GND |
| 42 | 4D1 | 8 | GND |
| 41 | 4D2 | 7 | GND |
| 40 | 4D3 | 6 | GND |
| 39 | 4D4 | 5 | GND |
| 38 | 4D5 | 4 | GND |
| 37 | 4D6 | 3 | GND |
| 36 | 4D7 | 2 | GND |
| 35 | GND | 1 | GND |

Table 7-1, M1714 Front Panel Pin-outs

| J201 | | | |
|------|-----|----|-----|
| 1 | GND | 35 | GND |
| 2 | GND | 36 | 5D0 |
| 3 | GND | 37 | 5D1 |
| 4 | GND | 38 | 5D2 |
| 5 | GND | 39 | 5D3 |
| 6 | GND | 40 | 5D4 |
| 7 | GND | 41 | 5D5 |
| 8 | GND | 42 | 5D6 |
| 9 | GND | 43 | 5D7 |
| 10 | GND | 44 | 6D0 |
| 11 | GND | 45 | 6D1 |
| 12 | GND | 46 | 6D2 |
| 13 | GND | 47 | 6D3 |
| 14 | GND | 48 | 6D4 |
| 15 | GND | 49 | 6D5 |
| 16 | GND | 50 | 6D6 |
| 17 | GND | 51 | 6D7 |
| 18 | GND | 52 | 7D0 |
| 19 | GND | 53 | 7D1 |
| 20 | GND | 54 | 7D2 |
| 21 | GND | 55 | 7D3 |
| 22 | GND | 56 | 7D4 |
| 23 | GND | 57 | 7D5 |
| 24 | GND | 58 | 7D6 |
| 25 | GND | 59 | 7D7 |
| 26 | GND | 60 | 8D0 |
| 27 | GND | 61 | 8D1 |
| 28 | GND | 62 | 8D2 |
| 29 | GND | 63 | 8D3 |
| 30 | GND | 64 | 8D4 |
| 31 | GND | 65 | 8D5 |
| 32 | GND | 66 | 8D6 |
| 33 | GND | 67 | 8D7 |
| 34 | GND | 68 | GND |

| J202 | | | |
|------|------|----|-----|
| 68 | GND | 34 | GND |
| 67 | 9D0 | 33 | GND |
| 66 | 9D1 | 32 | GND |
| 65 | 9D2 | 31 | GND |
| 64 | 9D3 | 30 | GND |
| 63 | 9D4 | 29 | GND |
| 62 | 9D5 | 28 | GND |
| 61 | 9D6 | 27 | GND |
| 60 | 9D7 | 26 | GND |
| 59 | 10D0 | 25 | GND |
| 58 | 10D1 | 24 | GND |
| 57 | 10D2 | 23 | GND |
| 56 | 10D3 | 22 | GND |
| 55 | 10D4 | 21 | GND |
| 54 | 10D5 | 20 | GND |
| 53 | 10D6 | 19 | GND |
| 52 | 10D7 | 18 | GND |
| 51 | 11D0 | 17 | GND |
| 50 | 11D1 | 16 | GND |
| 49 | 11D2 | 15 | GND |
| 48 | 11D3 | 14 | GND |
| 47 | 11D4 | 13 | GND |
| 46 | 11D5 | 12 | GND |
| 45 | 11D6 | 11 | GND |
| 44 | 11D7 | 10 | GND |
| 43 | 12D0 | 9 | GND |
| 42 | 12D1 | 8 | GND |
| 41 | 12D2 | 7 | GND |
| 40 | 12D3 | 6 | GND |
| 39 | 12D4 | 5 | GND |
| 38 | 12D5 | 4 | GND |
| 37 | 12D6 | 3 | GND |
| 36 | 12D7 | 2 | GND |
| 35 | GND | 1 | GND |

| J203 | | | |
|------|-----|----|------|
| 1 | GND | 35 | GND |
| 2 | GND | 36 | |
| 3 | GND | 37 | 13D1 |
| 4 | GND | 38 | 13D2 |
| 5 | GND | 39 | 13D3 |
| 6 | GND | 40 | 13D4 |
| 7 | GND | 41 | 13D5 |
| 8 | GND | 42 | 13D6 |
| 9 | GND | 43 | 13D7 |
| 10 | GND | 44 | 14D0 |
| 11 | GND | 45 | 14D1 |
| 12 | GND | 46 | 14D2 |
| 13 | GND | 47 | 14D3 |
| 14 | GND | 48 | 14D4 |
| 15 | GND | 49 | 14D5 |
| 16 | GND | 50 | 14D6 |
| 17 | GND | 51 | 14D7 |
| 18 | GND | 52 | 15D0 |
| 19 | GND | 53 | 15D1 |
| 20 | GND | 54 | 15D2 |
| 21 | GND | 55 | 15D3 |
| 22 | GND | 56 | 15D4 |
| 23 | GND | 57 | 15D5 |
| 24 | GND | 58 | 15D6 |
| 25 | GND | 59 | 15D7 |
| 26 | GND | 60 | 16D0 |
| 27 | GND | 61 | 16D1 |
| 28 | GND | 62 | 16D2 |
| 29 | GND | 63 | 16D3 |
| 30 | GND | 64 | 16D4 |
| 31 | GND | 65 | 16D5 |
| 32 | GND | 66 | 16D6 |
| 33 | GND | 67 | 16D7 |
| 34 | GND | 68 | GND |

Mating Connectors

The front panel connectors are a double VHDCI SCSI type of connector. **Table 7-2** contains manufacture's part numbers for the cable/connector assemblies used by the M1714.

| Manufacture | 68 Pin Mating Cable |
|-------------------------|---------------------|
| DDK Cable Assembly | DFG-HA2-XXX |
| Molex Connector | 73796-3005 |
| Molex Cable Assembly | 92904-0001 |

Table 7-2, Mating Connectors

Note- XXX represents length of cable

OPERATING MODE

The M1714 is a register-based module that is controlled through a series of I/O registers. The exact method of accessing and addressing the I/O registers is dependent on the M-Module carrier.

There are a variety of registers used to configure and control the M1714 module. These registers are located in the I/O addressing space. The address map of the registers is shown in **Table 7-3**. Details of the registers are provided in the register definition section.

| Address Offset (Hex) | Write | Read |
|-------------------------|--|--|
| 00 | | M1714 Identity |
| 02 | | M1714 Revision |
| 04 | BIST Command Register | BIST Status Register |
| 06 | Reserved | Reserved |
| 08 | Reserved | Reserved |
| 0A | Direction Control Reg. for Octets 1-8 | Direction Control Reg. for Octets 1-8 |
| 0C | Direction Control Reg. for Octets 9-16 | Direction Control Reg. for Octets 9-16 |
| 0E | Master Write Strobe for Stimulus Data | Master Read Strobe for Response Data |
| 10 | Octet 1 Stimulus Data Register | Octet 1 Response Data Register |
| 12 | Octet 2 Stimulus Data Register | Octet 2 Response Data Register |
| 14 | Octet 3 Stimulus Data Register | Octet 3 Response Data Register |
| 16 | Octet 4 Stimulus Data Register | Octet 4 Response Data Register |
| 18 | Octet 5 Stimulus Data Register | Octet 5 Response Data Register |
| 1A | Octet 6 Stimulus Data Register | Octet 6 Response Data Register |
| 1C | Octet 7 Stimulus Data Register | Octet 7 Response Data Register |
| 1E | Octet 8 Stimulus Data Register | Octet 8 Response Data Register |
| 20 | Octet 9 Stimulus Data Register | Octet 9 Response Data Register |
| 22 | Octet 10 Stimulus Data Register | Octet 10 Response Data Register |
| 24 | Octet 11 Stimulus Data Register | Octet 11 Response Data Register |
| 26 | Octet 12 Stimulus Data Register | Octet 12 Response Data Register |
| 28 | Octet 13 Stimulus Data Register | Octet 13 Response Data Register |
| 2A | Octet 14 Stimulus Data Register | Octet 14 Response Data Register |
| 2C | Octet 15 Stimulus Data Register | Octet 15 Response Data Register |
| 2E | Octet 16 Stimulus Data Register | Octet 16 Response Data Register |

Table 7-3, M1714 Register Address Offset Assignments

| Register Definitions | The following sections described the register and bit definitions that are contained within the M1714. |
|--------------------------------|--|
| M1714 ID Register (00h) | This 8-bit read-only register identifies the M-module as a M1714 module. The value assigned to M1714 is "9C"h and is hard-wired inside the CPLD core. |
| Revision ID Register (02h) | This 8-bit read-only register contains a value that defines the revision number of the M1714. Initially this value is set to "01"h. If a revision change has been made to either the M1714 PCB or CPLD, this value will be incremented. |
| BIST Command Register (04h) | This register provides basic control over the device's BIST functions. Only bits 1 and 0 are currently defined in this 8-bit register. Bits 7 through 2 are reserved for future use. After reset, all bits in this register are set to zero. Figure 7-2 and Table 7-4 describe these bits and how they should be set for operation of the M1714. |

Figure 7-3, Command Register Bit Assignment for the M1714

| BIST Command Register | | | | | | | |
|-----------------------|-------|-------|-------|-------|-------|--------|----------------|
| Bit 7 (MSB) | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 (LSB) |
| | | | | | | Reset | Initiate |
| Х | Х | Х | Х | X | Х | BIST | BIST |
| | | | | | | 'Fail' | Cycle |

Table 7-4, BIST Command Register Bit Definitions

| Bit | Function | | | | | |
|-----|--|--|--|--|--|--|
| 0 | Initiate BIST Cycle When set to '1' initiates a BIST cycle. The BIST "Busy' flag will be set in the status register. Set to '0' after reset. | | | | | |
| 1 | Reset BIST 'Fail' A value of '1' resets the BIST 'Fail' flag in the status register. Set to '0' after reset. | | | | | |
| 7-2 | Reserved | | | | | |

Status Register (04h)

This register tracks the status of the M1714 BIST. Only bits 1 and 0 are currently defined in this 8-bit register. Bits 7 through 2 are reserved for future use and are set to '0'. **Figure 7-4** and **Table 7-5** describe these bits.

| BIST Status Register | | | | | | | |
|----------------------|-------|-------|-------|-------|-------|----------------|----------------|
| Bit 7 (MSB) | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 (LSB) |
| х | × | х | x | х | x | BIST 'Fail' | BIST 'Busy' |

Figure 7-4, BIST Status Register Bit Assignment for the M1714

Table 7-5, BIST Status Register Bit Definitions

| Bit | Function |
|-----|---|
| 0 | BIST 'Busy' A value of '1' indicates that the M1714 is performing a BIST cycle. This flag will be set to '0' upon the completion of the BIST cycle. Set to '0' after reset. |
| 1 | BIST 'Fail' A value of '1' indicates that a failure has been detected during the BIST cycle. This bit is reset by writing a '1' to bit 1 of the Command register. Set to '0' after reset. |
| 7-2 | Reserved |

Direction Control for Octets 1-8 (0Ah)

This is a read/write register that controls the direction of the corresponding byte (octet). All eight channels within the octet will have the same direction. Writing a '1' to this register will set the appropriate octet to an output (stimulus.) A '0' value will set the octet to an input (response.) This register is set to '0' after reset. **Figure 7-5** describes this register.

| | Direction Control Reg. for Octets 1-8 | | | | | | |
|----------------|---------------------------------------|-------|-------|-------|-------|-------|----------------|
| Bit 7 (MSB) | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 (LSB) |
| Octet | Octet | Octet | Octet | Octet | Octet | Octet | Octet |
| 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |

Figure 7-5, Direction Control for Octets 1-8

Direction Control for Octets 9-16 (0Ch)

This is a read/write register that controls the direction of the corresponding byte (octet). All eight channels within the octet will have the same direction. Writing a '1' to this register will set the appropriate octet to an output (stimulus.) A '0' value will set the octet to an input (response.) This register is set to '0' after reset. **Figure 7-6** describes this register.

| Direction Control Reg. for Octets 1-8 | | | | | | | |
|---------------------------------------|-------|-------|-------|-------|-------|-------|----------------|
| Bit 7 (MSB) | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 (LSB) |
| Octet | Octet | Octet | Octet | Octet | Octet | Octet | Octet |
| 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 |

Figure 7-6, Direction Control for Octets 9-16

Master Write Strobe for Stimulus Data (0Eh)

A write to this address location causes a master write strobe to occur. A master write strobe loads the data in each octet stimulus holding register into the main output registers. This allows all 128 channels to change at once. Only octets that have been previously defined as outputs get written into the main output registers. The master write strobe is prohibited for main output registers whose octets have been programmed as inputs. Before a master write is issued, the octet stimulus holding registers that are defined as outputs, need to be loaded with the data that is to be written to the main output registers.

Master Read Strobe for Response Data (0Eh) A read from this address location causes a master read strobe to occur. A master read strobe loads the data from all 128 channels into each octet response holding register. Data is written into the octet response holding register even if it has been previously defined as an output. It is up to software to determine which octet has valid input data. For octets that have been defined as outputs, the octet response holding register contains the output data.

| Octet Stimulus / Response Data Register | A write to this register loads the stimulus data into the octet stimulus holding register. All octets that have been defined as outputs should have stimulus data loaded into their corresponding stimulus holding registers before a master write is performed. A read from |
|---|---|
| (10h – 2Eh) | this register reads the response data that was captured into the corresponding octet response holding register by a master read strobe. |

Chapter 8 PRODUCT SUPPORT

Product Support EADS North America Defense Test and Services, Inc. has a complete Service and Parts Department. If you need technical assistance or should it be necessary to return your product for repair or calibration, call 1-800-722-3262. If parts are required to repair the product at your facility, call 1-949-859-8999 and ask for the Parts Department.

When sending your instrument in for repair, complete the form in the back of this manual.

For worldwide support and the office closest to your facility, refer to the website for the most complete information <u>http://www.eads-nadefense.com</u>.

Warranty

Use the original packing material when returning the 3352 to EADS North America Defense Test and Services, Inc. for calibration or servicing. The original shipping container and associated packaging material will provide the necessary protection for safe reshipment.

If the original packing material is unavailable, contact EADS North America Defense Test and Services, Inc. Customer Service at 1-800-722-3262 for information.

| To allow us f when calling Defense Tes | and include | e a copy with | h your ins | trument to I | | | | |
|--|----------------|----------------|-------------|--------------------|--------------------|-------------|-------------|-----------------|
| Model | | _Serial No | | | Date_ | | | |
| Company Name | | | | Purchase | e Order # | £ | | |
| Billing Address | | | | | | · | | |
| | | | | | | | City | / |
| State/Pro | vince | | Zip/Posta | al Code | | | Cou | untry |
| Shipping Address | | | | | | | | |
| | | | | | | | City | / |
| State/Pro | vince | | Zip/Posta | al Code | | | Cou | untry |
| Technical Contact_ Purchasing Contact | | | | Phone N Phone N | umber (umber (|) | | |
| 2. If problem is occu | - | unit is in ren | note, pleas | se list the p | rogram s | trings use | ed and the | controller type |
| 3. Please give any a modifications, etc.) | additional inf | formation yo | u feel wo | uld be bene | ficial in f | acilitating | a faster re | epair time (i.e |
| | | | | | | | | |
| 4. Is calibration data | required? | | Yes | No | (please | e circle or | ne) | |

APPENDICES

This page was left intentionally blank.

| PIN | <u> </u> | В | <u>A</u> |
|-----|-----------|---------|----------|
| 1 | D08 | - | D00 |
| 2 | D09 | - | D01 |
| 3 | D10 | - | D02 |
| 4 | D11 | BG0IN* | D03 |
| 5 | D12 | BG0OUT* | D04 |
| 6 | D13 | BG1IN* | D05 |
| 7 | D14 | BG10UT* | D06 |
| 8 | D15 | BG2IN* | D07 |
| 9 | GND | BG20UT* | GND |
| 10 | SYSFAIL* | BG3IN* | - |
| 11 | - | BG3OUT* | - |
| 12 | SYSRESET* | - | DS1* |
| 13 | LWORD* | - | DS0* |
| 14 | AM5 | - | WRITE* |
| 15 | A23 | - | |
| 16 | A22 | AM0 | DTACK* |
| 17 | A21 | AM1 | - |
| 18 | A20 | AM2 | _ |
| 19 | A19 | AM3 | _ |
| 20 | A18 | GND | IACK* |
| 21 | A17 | - | IACKIN* |
| 22 | A16 | - | IACKOUT* |
| 23 | A15 | GND | AM4 |
| 24 | A14 | IRQ7* | A07 |
| 25 | A13 | IRQ6* | A06 |
| 26 | A12 | IRQ5* | A05 |
| 27 | A11 | IRQ4* | A04 |
| 28 | A10 | IRQ3* | A03 |
| 29 | A09 | IRQ2* | A02 |
| 30 | A08 | IRQ1* | A01 |
| 31 | +12 V | - | -12 V |
| 32 | +5 V | +5 V | +5 V |

APPENDIX A – VX405C (P1 & P2) CONNECTORS

Figure A-1, P1 Pin Configuration

| PIN | С | B | A |
|--------|----------|-----|----------|
| 1 | | +5V | - |
| 2 | - | GND | - |
| 2 3 | GND | - | - |
| 4 | - | A24 | GND |
| 5 | | A25 | - |
| 6 | - | A26 | - |
| 7 | GND | A27 | - |
| 8 | - | A28 | - |
| 9 | - | A29 | - |
| 10 | GND _ | A30 | GND |
| 11 | | A31 | - |
| 12 | - | GND | - |
| 13 | - | +5V | - |
| 14 | - | D16 | - |
| 15 | - | D17 | - |
| 16 | GND | D18 | GND |
| 17 | - | D19 | - |
| 18 | - | D20 | - |
| 19 | - | D21 | - |
| 20 | | D22 | - |
| 21 | | D23 | - |
| 22 | GND | GND | GND |
| 23 | TTLTRG1* | D24 | TTLTRG0* |
| 24 | TTLTRG3* | D25 | TTLTRG2* |
| 25 | GND | D26 | +5V |
| 26 | TTLTRG5* | D27 | TTLTRG4* |
| 27 | TTLTRG7* | D28 | TTLTRG6* |
| 28 | GND | D29 | GND |
| 29 | - | D30 | - |
| | GND | D31 | MODID |
| 31 | - | GND | GND |
| 32 | | +5V | |

Figure A-2, P2 Pin Configuration

APPENDIX B - M213 CONNECTORS




Figure B-1, M213 Front Panel I/O Signals

| Pin | Row A | Row B | Row C |
|-----|--------|-----------|--------|
| 1 | /CS | GND | (/AS) |
| 2 | A01 | +5V | (D16) |
| 3 | A02 | +12V | (D17) |
| 4 | A03 | -12V | (D18) |
| 5 | A04 | GND | (D19) |
| 6 | A05 | (/DREQ) | (D20) |
| 7 | A06 | (/DACK) | (D21) |
| 8 | A07 | GND | (D22) |
| 9 | D08 | D00/(A08) | TRIGA |
| 10 | D09 | D01/(A09) | TRIGB |
| 11 | D10 | D02/(A10) | (D23) |
| 12 | D11 | D03/(A11) | (D24) |
| 13 | D12 | D04/(A12) | (D25) |
| A14 | D13 | D05/(A13) | (D26) |
| 15 | D14 | D06/(A14) | (D27) |
| 16 | D15 | D07/(A15) | (D28) |
| 17 | /DS1 | /DS0 | (D29) |
| 18 | DTACK | /WRITE | (D30) |
| 19 | /IACK | /IRQ | (D31) |
| 20 | /RESET | SYSCLK | (/DS2) |

Note: Signals in parentheses () are not used on this module.

Figure B-2, M213 M/MA Interface Connector Configuration

APPENDIX C - M212 CONNECTORS




Figure C-1, M212 Front Panel I/O Signals

| Pin | Row A | Row B | Row C |
|-----|-------|-----------|--------|
| 1 | /CS | GND | (/AS) |
| 2 | A01 | +5V | (D16) |
| 3 | A02 | +12V | (D17) |
| 4 | A03 | -12V | (D18) |
| 5 | A04 | GND | (D19) |
| 6 | A05 | (/DREQ) | (D20) |
| 7 | A06 | (/DACK) | (D21) |
| 8 | A07 | GND | (D22) |
| 9 | D08 | D00/(A08) | TRIGA |
| 10 | D09 | D01/(A09) | TRIGB |
| 11 | D10 | D02/(A10) | (D23) |
| 12 | D11 | D03/(A11) | (D24) |
| 13 | D12 | D04/(A12) | (D25) |
| A14 | D13 | D05/(A13) | (D26) |
| 15 | D14 | D06/(A14) | (D27) |
| 16 | D15 | D07/(A15) | (D28) |
| 17 | /DS1 | /DS0 | (D29) |
| 18 | DTACK | /WRITE | (D30) |
| 19 | /IACK | /IRQ | (D31) |
| 20 | RESET | SYSCLK | (/DS2) |

Note: Signals in parentheses () are not used on this module.

Figure C-2, M212 M/MA Interface Connector Configuration

APPENDIX D - M1708 CONNECTORS

A high density DB15 female output connector supplies eight Square Wave copies of the 10 MHz TTL input (labeled PPS). Following is the pin-out for this connector:


Pin 1 Out1 Pin 2 Out2 Pin 3 Out3 Pin 4 Out4 Pin 5 Out5 Pin 6 Gnd Pin 7 Gnd Pin 7 Gnd Pin 8 Gnd Pin 9 Gnd Pin 10 Gnd Pin 10 Gnd Pin 12 Out7 Pin 13 Out8 Pin 14 Gnd Pin 15 Gnd

Two front panel SMB female connectors supply copies of the 10 MHz sine wave input.

Connector JA1 provides the connections for all signals between the 1708 M-Module and the host M-Module carrier board. The following signals are connected and used.

| <u>Pin #</u> | Signal | <u>Pin #</u> | Signal |
|--|---|--|---|
| JA1-A1 JA1-A8 JA1-A18 JA1-A20 | /Chip_select Addr7 /DTACK /RESET | JA1-B1 JA1-B2 JA1-B3 JA1-B4 JA1-B8 JA1-B9 JA1-B10 JA1-B10 JA1-B11 JA1-B12 JA1-B13 JA1-B13 JA1-B15 JA1-B15 JA1-B16 JA1-B17 JA1-B18 JA1-B20 | GND VCC +12V -12V GND D00 D01 D02 D03 D04 D05 D06 D07 /DSO /WRITE SYSCLOCK |
| | | | |

Figure D-1, M1708 Connectors



APPENDIX E - M210 CONNECTORS

Figure E-1, M210 Front Panel Connector

| Pin | Row A | Row B | Row C |
|-----|--------|-----------|--------|
| 1 | /CS | GND | (/AS) |
| 2 | A01 | +5V | (D16) |
| 3 | A02 | +12V | (D17) |
| 4 | A03 | -12V | (D18) |
| 5 | A04 | GND | (D19) |
| 6 | A05 | (/DREQ) | (D20) |
| 7 | A06 | (/DACK) | (D21) |
| 8 | A07 | GND | (D22) |
| 9 | D08 | D00/(A08) | TRIGA |
| 10 | D09 | D01/(A09) | TRIGB |
| 11 | D10 | D02/(A10) | (D23) |
| 12 | D11 | D03/(A11) | (D24) |
| 13 | D12 | D04/(A12) | (D25) |
| A14 | D13 | D05/(A13) | (D26) |
| 15 | D14 | D06/(A14) | (D27) |
| 16 | D15 | D07/(A15) | (D28) |
| 17 | /DS1 | /DS0 | (D29) |
| 18 | DTACK | /WRITE | (D30) |
| 19 | /IACK | /IRQ | (D31) |
| 20 | /RESET | SYSCLK | (/DS2) |

Note: Signals in parentheses () are not used on this module.

Figure E-2, M210 M-Module Interface